Breadcrumb

 
 

On the FPGA implementation and performance analysis of a digital carrier synchronizer

Title:

On the FPGA implementation and performance analysis of a digital carrier synchronizer

Rahman, Sayed Hafizur (2006) On the FPGA implementation and performance analysis of a digital carrier synchronizer. Masters thesis, Concordia University.

[img]
Preview
PDF - Accepted Version
5Mb

Abstract

The evolutionary growth of digital communication has an acute impact on the digital integrated circuit (IC) design industry. Nowadays instead of ASICs (Application Specific Integrated Circuits), Field programmable gate arrays (FPGAs) are often employed to implement digital communication systems due to the speed, performance, reliability and flexibility. Digital communication systems such as modulation-demodulation and M-PSK require the use of carrier synchronization in phase and frequency. This work addresses the FPGA implementation and analysis of a Digital Carrier Synchronizer (DCS), which is a phase-locked loop (PLL), realized using digital circuits. This novel methodology highlights implementation promises towards some of the critical issues associated with the design of its analog counterpart, usually known as PLL. The principle function of this DCS is heavily dependent on the Numerically Controlled Oscillator (NCO) and the Loop Filter (LF). There are various methods to implement NCOs and LFs that are used in the architectural model of DCS. This research work examines the performance of two different NCOs and LFs realization in DCS for modem (modulator-demodulator) application using FPGA based design solutions. The methods presented are Look up Table (LUT) and Xilinx ROM based NCO in one hand, and 1 st order and 2 nd order based LF in the other hand. Each has its own merits and de-merits. A DCS mathematical model has been developed in order to analyze the stability of the design. Furthermore, the performance of this two implementations based on three performance metrics i.e. stability, locking-time and tracking range has been studied. From the analysis, Xilinx ROM based NCO with 2 nd order LF performs better and are more suited for modem's DCS.

Divisions:Concordia University > Faculty of Engineering and Computer Science > Electrical and Computer Engineering
Item Type:Thesis (Masters)
Authors:Rahman, Sayed Hafizur
Pagination:xiv, 104 leaves : ill. ; 29 cm.
Institution:Concordia University
Degree Name:M.A. Sc.
Program:Electrical and Computer Engineering
Date:2006
Thesis Supervisor(s):Ait Mohamed, Otmane
ID Code:9222
Deposited By:Concordia University Libraries
Deposited On:18 Aug 2011 14:46
Last Modified:30 Nov 2011 17:28
Related URLs:
All items in Spectrum are protected by copyright, with all rights reserved. The use of items is governed by Spectrum's terms of access.

Repository Staff Only: item control page

Document Downloads

More statistics for this item...

Concordia University - Footer