Login | Register

Verification and validation techniques in systems engineering : application to state-chart diagrams

Title:

Verification and validation techniques in systems engineering : application to state-chart diagrams

Kafashe Panjeh Shahi, Payam (2006) Verification and validation techniques in systems engineering : application to state-chart diagrams. Masters thesis, Concordia University.

[img]
Preview
PDF - Accepted Version
4MB

Abstract

Verification and validation have become very important steps in systems engineering. This is due to the increasing complexity of nowadays systems. Verification and validation aims at detecting flaws early in the design process and/or to verify/validate design models of systems. The state of the art techniques in this field are mainly based on simulation and extensive testing. In this thesis, we propose a new paradigm for verification and validation in systems engineering. It is based on an established synergy between program analysis, software engineering techniques and automatic verification. To illustrate this paradigm, we present a technique for the verification/validation of state-chart diagrams in UML/SysML modeling languages.

Divisions:Concordia University > Faculty of Engineering and Computer Science > Electrical and Computer Engineering
Item Type:Thesis (Masters)
Authors:Kafashe Panjeh Shahi, Payam
Pagination:xii, 119 leaves : ill. ; 29 cm.
Institution:Concordia University
Degree Name:M.A. Sc.
Program:Electrical and Computer Engineering
Date:2006
Thesis Supervisor(s):Debbabi, Mourad
ID Code:9244
Deposited By: Concordia University Libraries
Deposited On:18 Aug 2011 18:47
Last Modified:29 Nov 2011 21:25
Related URLs:
All items in Spectrum are protected by copyright, with all rights reserved. The use of items is governed by Spectrum's terms of access.

Repository Staff Only: item control page

Downloads

Downloads per month over past year

Back to top Back to top