

Bibliothèque nationale du Canada

Canadian Theses Service

Service des thèses canadiennes

Ottawa, Canada K1A 0N4

### NOTICE

The quality of this microform is heavily dependent upon the quality of the original thesis submitted for microfilming. Every effort has been made to ensure the highest quality of reproduction possible.

If pages are missing, contact the university which granted the degree.

Some pages may have indistinct print especially if the original pages were typed with a poor typewriter ribbon or if the university sent us an inferior photocopy.

Reproduction in full or in part of this microform is governed by the Canadian Copyright Act, R.S.C. 1970, c. C-30, and subsequent amendments.

## **AVIS**

La qualité de cette microforme dépend grandement de la qualité de la thèse soumise au microfilmage. Nous avons tout fait pour assurer une qualité supérieure de reproduction.

S'il manque des pages, veuillez communiquer avec l'université qui a conféré le grade

La qualité d'impression de certaines pages peut laisser a désirer, surtout si les pages originales ont été dactylographiées à l'aide d'un ruban usé ou si l'université nous a fait parvenir une photocopie de qualité inférieure

La reproduction, même partielle, de cette microforme est soumise à la Loi canadienne sur le droit d'auteur, SRC 1970, c C-30, et ses amendements subséquents



### NEW DC BUS COMMUTATED PWM CONVERTERS

Essam Morad

A Thesis

in

The Department

of

Electrical and Computer Engineering

Presented in Partial Fulfillment of the Requirements

for the Degree of Master of Engineering

Concordia University

Montréal, Quebéc, Canada

January 1992

Copy Wright, Essam Morad



National Library of Canada

Bibliothèque nationale du Canada

Canadian Theses Service

Service des thèses canadiennes

Ottawa, Canada K1A 0N4

> The author has granted an irrevocable nonexclusive licence allowing the National Library of Canada to reproduce, loan, distribute or sell copies of his/her thesis by any means and in any form or format, making this thesis available to interested persons.

> The author retains ownership of the copyright in his/her thesis. Neither the thesis nor substantial extracts from it may be printed or otherwise reproduced without his/her permission.

L'auteur a accordé une licence irrévocable et non exclusive permettant à la Bibliothèque nationale du Canada de reproduire, prêter, distribuer ou vendre des copies de sa thèse de quelque manière et sous quelque forme que ce soit pour mettre des exemplaires de cette thèse à la disposition des personnes intéressées.

L'auteur conserve la propriété du droit d'auteur qui protège sa thèse. Ni la thèse ni des extraits substantiels de celle-ci ne doivent être imprimés ou autrement reproduits sans son autorisation.

ISBN 0-315-73639-9



#### **ABSTRACT**

#### NEW TYPES OF DC BUS COMMUTATED PWM CONVERTERS

Essam Morad

High switching frequencies are inevitable trends in the area of power converters. In addition to higher power density, they yield low acoustic noise and better control of current and voltage spectral characteristics. These high switching frequencies introduce several problems in PWM converters such as high switching losses (i.e. high dv/dt and di/dt), and high electromagnetic interference (EMI). Resonant converter topologies operate at soft switching conditions. However, these topologies have their own inherent problems. These problems stem from the need to overrate the inverter semiconductor devices with respect to the output power, increasing the overall system cost as well as the component count.

Pulse width modulated (PWM) topologies are conceptually simpler, but they yield higher switching losses. As a result, snubber circuits have been developed to minimize the switching losses, and to improve the pwm converter's operating conditions. Considerable problems still exist such as circuit complexity, increased part count, snubber losses in the case of dissipative topologies, and required minimum circuit duty cycles because of snubber reset time.

This thesis shows that some of these problems can be solved by using do bus commutated topologies. Do bus commutating topologies have low circuit complexity resulting in more reliable operating conditions. However, the existing do bus commutating topologies create some problems in PWM inverters, such as high voltage stress across the switching devices, and high subharmonics at the output.

Whereas this thesis proposes a new technique of dc bus commutated PWM converter. This innovative technique operates PWM converter at soft switching condition. Two dc bus commutating topologies are proposed and implemented in three PWM converters. The proposed dc bus commutating topologies do not cause the problems created by the existing ones. Moreover, nearly zero switching losses and low switch stresses, with relatively low circuit complexity, are achieved. Complete analysis and appropriate design examples are presented. Finally, simulation results for each of the resulting converter topologies, and experimental verification of two topologies are provided.

#### **ACKNOWLEDGEMENTS**

I wish to express my thanks and gratitude to Dr. P. D Ziogas and Dr. G. Joos for their valuable advice and support during the course of this study.

I wish to thank all my friends and research colleagues in the power electronics lab at Concordia University for their help during the preparation of this thesis.

The financial assistance received from Concordia University is also gratefully acknowledged.

Special gratitude to my family for their support and encouragement.

# TABLE OF CONTENTS

	pq	ge			
	CHAPTER 1				
	INTRODUCTION				
1.1	Trends in High Frequency Power Conversion	1			
1.2	Problems in High Frequency Power Conversion				
1.3	1.3 Soft Switch Converters				
	1.3.1 Soft Switching PWM Converters Using Snubher Circuits	4			
	1.3.2 Soft Switching PWM Converters Using AC or DC Bus Commutation	. 6			
	1.3.2.1 Introduction	6			
	1.3.2.2 AC Bus Commutation PWM Converters	8			
	1.3.2.3 DC Bus Commutation PWM Converters	10			
	1.3.3 Soft Switching Resonant DC/DC Power Converters	11			
	1.3.4 Soft Switching Quasi-Resonant Converters	13			
1.4	Advantages of Proposed Topologies	17			
1.5	Thesis Organization	17			
CHAPTER 2					
	AN OVERVIEW OF THE SWITCHING LOSSES				
	IN VARIOUS TYPES OF CONVERTER				
2.1	Introduction	20			
2.2	Switching Characteristics of Ideal Switches	20			
	2.2.1 Resistive Load Switching Characteristics	21			
	2.2.2 Inductive Load Switching Characteristics	23			

	2.2.3 Conduction Loss	26		
2.3	Switching Conditions of PWM Inverters	26		
	2.3.1 Introduction of SPWM Technique	27		
	2.3.2 SPWM Inverter Losses	28		
2.4	Switching Conditions in Resonant DC/DC Converters	29		
	2.4.1 Introduction	29		
	2.4.2 Switching Conditions of Parallel-Loaded Resonant Inverter	30		
	2.4.2.1 Circuit Description	30		
	2.4.2.2 Topology Switching Environment	31		
	2.4.2.3 Analysis and Modes of Operation	31		
	2.4.2.4 Simulation Results	34		
	2.4.2.5 Conclusions	36		
2.5	Methods of Improving Switching Conditions in PWM Converters	36		
	2.5.1 Snubber Circuits	37		
	2.5.2 The Existing DC Bus Commutation Techniques	37		
	2.5.3 The Proposed Family of Dc Bus commutating Subcircuits			
2.6	.6 Conclusions			
	CHAPTER 3			
	ANALYSIS AND DESIGN OF A HALF-BRIDGE			
	DC BUS SOFT COMMUTATED PWM DC/DC CONVERTER			
3.1	Introduction	43		
3.2	Zero-Voltage Switching Environment			
3.3	Modes of Operation			
3.4	Circuit Analysis			

3.5	Design Guidelines	56
3.6	Design Example	58
3.7	Simulation Results	59
3.8	Experimental Results	62
3.9	Conclusions	65
	CHAPTER 4	
	ANALYSIS AND DESIGN OF A FULL-BRIDGE	
	DC BUS SOFT COMMUTATED PWM DC/DC CONVERTER	
4.1	Introduction	67
4.2	Modes of Operation	68
4.3	Circuit Analysis	73
4.4	Design Guidelines	82
4.5	Design Example	84
4.6	Simulation Results	85
4.7	Experimental Results	88
4.8	Conclusions	88
	CHAPTER 5	
	ANALYSIS AND DESIGN OF A FULL-BRIDGE 3-PHASE	
	DC BUS SOFT COMMUTATED PWM VOLTAGE SOURCE INVERTER	
5.1	Introduction	90
5.2	Description of the PWM Scheme	92
5.3	Principles of Operation	94
5.4	Circuit Analysis	98

5.5	Design Guidelines	102		
5.6	Design Example	104		
5.7	Simulation Results	104		
5.8	Conclusions	106		
CHAPTER 6				
	CONCLUSIONS AND SUGGESTIONS			
6.1	Conclusions	108		
6.2	Suggestions	109		
REFERENCES				

#### LIST OF FIGURES

- Fig. 1.1 Conventional Dissipative Snubbers.
- Fig. 1.2 Hard Switched Voltage Source Inverter.
- Fig. 1.3 Series High Frequency Resonant AC Bus Commutated PWM Inverter.
- Fig. 1.4 Parallel High Frequency Resonant AC Bus Commutated PWM Inverter.
- Fig. 1.5 Resonant DC Bus Commutated Inverter.
- Fig. 1.6 Full-Bridge Series Resonant DC-DC Converter.
- Fig. 1.7 Full-Bridge Parallel Resonant DC-DC Converter.
- Fig. 1.8 Resonant Switch Configurations.
  - a) General Topologies. b) Half-Wave. c) Full-Wave.
- Fig. 1.9 Buck Converter. a) Conventional. b) With L-Type Resonant Switch.
  - c) With M-Type Resonant Switch.
- Fig. 2.1 Transistor Switching A Resistive Load.
  - a) Linear Rise and Fall. b) Exponential Rise and Fall.
- Fig. 2.2 Inductive Switching Waveforms (low duty cycle).
- Fig. 2.3 Inductive Switching Waveforms (high duty cycle).
- Fig. 2.4 Generation of SPWM Drive Signal.
- Fig. 2.5 SPWM Inverter Pole.
- Fig. 2.6 DC-to-DC Full-Bridge Parallel-Loaded Resonant Inverter.
- Fig. 2.7 The Equivalent Circuit of Mode (a) of Topology Fig. 2.6, t1→t2.
- Fig. 2.8 The Equivalent Circuit of Mode (b) of Topology Fig. 2.6, t2-t3.
- Fig. 2.9 The Equivalent Circuit of Mode (c) of Topology Fig. 2.6, t3->t4.
- Fig. 2.10 Current and Voltage Through the Thyristor TH1 of Topology Fig. 2.6.
- Fig. 2.11 The Voltage Across the Capacitor C of Topology Fig. 2.6.
- Fig. 2.12 The Actively Clamped Resonant Dc Link Inverter.

- Fig. 2.13 The Proposed Dc Bus Commutating Subcircuit, Topology No. (1).
- Fig. 2.14 The Proposed Dc Bus Commutating Subcircuit, Topology No. (2).
- Fig. 3.1 A dc Bus Commutated Half-Bridge PWM Dc/Dc Converter.
- Fig. 3.2 a) The Gating Signal of the Dc Bus Switch So, Topology Fig. 3.1.
  - b) The Gating Signals of the Switches S1 and S2, Topology Fig. 3.1.
  - c) The Dc Bus Voltage Vco, Topology Fig. 3.1.
  - d) The Current Though the Capacitor Co, Topology Fig. 3.1.
  - e) The Current and The Voltage Through Lm. Topology Fig. 3.1.
- Fig. 3.3 The Equivalent Circuit of Mode (a) of Topology Fig. C.1, t1-t2.
- Fig. 3.4 The Equivalent Circuit of Mode (b) of Topology Fig. 3.1, t2-t3.
- Fig. 3.5 The Equivalent Circuit of Mode (c) of Topology Fig. 3.1, t3->t4.
- Fig. 3.6 The Equivalent Circuit of Mode (d) of Topology Fig. 3.1, t4->t5.
- Fig. 3.7 The Equivalent Circuit of Mode (e) of Topology Fig. 3.1, t5->t6.
- Fig. 3.8 The Equivalent Circuit of Mode (f) of Topology Fig. 3.1, t6-t7.
- Fig. 3.9 a) The Gating Signal of Switch So, Topology Fig. 3.1.
  - b) The Voltage Across Co.
  - c) The Gating Signals of the Switches S1 and S2.
  - d) The Voltage and the Current Through So.
  - e) The Current Though the Capacitor Co.
  - f) The Current and the Voltage Through Si/S2.
  - g) The Current and The Voltage Through Lm.
  - h) The Currents Through Dr1 and Dr2.
- Fig. 3.10 a) The Voltage and the Current Through So, Topology Fig. 3.1.
  - b) The Turn-off Period of the Switch So.
  - c) The Current and the Voltage Through Si.

- d) The Turn-off Period of the Switch S1.
- e) The Turn-on Period of the Switch S1.
- f) The Voltage Across the Capacitor Co.
- g) The Current and The Voltage Through Lm.
- Fig. 4.1 A Full-Bridge Dc Bus Commutated PWM Dc/Dc Converter.
- Fig. 4.2 The Equivalent Circuit of Mode (a), Topology Fig. 4.1, t1-t2.
- Fig. 4.3 The Equivalent Circuit of Mode (b), Topology Fig. 4.1, t2-t3.
- Fig. 4.4 The Equivalent Circuit of Mode (c), Topology Fig. 4.1, t3->t4.
- Fig. 4.5 The Equivalent Circuit of Mode (d), Topology Fig. 4.1, ta-ts.
- Fig. 4.6 The Equivalent Circuit of Mode (e), Topology Fig. 4.1, t5-t6.
- Fig. 4.7 he equivalent Circuit of Mode (f), Topology Fig. 4.1, t6-t7.
- Fig. 4.8 The Equivalent Load Circuit, Topology Fig. 4.1, t3-t7.
- Fig. 4.9 a) The Current and the Voltage Across Switch So, Topology Fig. 4.1.
  - b) The Current Through the Dc Bus Capacitor C1.
  - c) The Current Through the Dc Bus Capacitor C2.
  - d) The Current and the Voltage Through S1/S4.
  - e) The Current and the Voltage Through Cc.
- Fig. 4.10 a) The Current and the Voltage Through So, Topology Fig. 4.1.
  - b) The Current and the Voltage Through S1/S4.
  - c) The Current Through the Capacitor C1.
  - d) The Current Through the Capacitor C2.
  - e) The Current and the Voltage Through Cc.
- Fig. 5.1 A ZVS Dc Bus Commutated High-Frequency High-Power PWM VSI.
- Fig. 5.2 PWM Scheme and the Switching Function of the Topology, Fig. 5.1.
- Fig. 5.3 The Switching Times in a Switching Period of the Topology, Fig 5.1.

- Fig. 5.4 a Switch Currents and voltages in a Switching Period of the Topology, Fig. 5.1.
- Fig. 5.5 The Simulation Results of Topology Fig. 5.1.
  - a) Dc Bus Current.
  - b) Dc Bus Voltage.
  - c) The Current and the Voltage of So.
  - d) The Current and the Voltage of Si.
  - e) The 3-Phase Load Current.
  - f) The Frequency Spectrum of Ia.
  - g) The Output Inverter Line-to-Line Voltage VL.
  - h) The Frequency Spectrum of VL.

# LIST OF ACRONYMS

DC direct current

AC alternative current

PWM pulse width modulation

SPWM sine pulse width modulation

EMI electromagnetic interference

FET field effect transistor

MOSFET metal oxide field effect transistor

GTO gate turn off thyristor

IGBT insulated gate bipolar transistor

ZCS zero-current switching

ZVS zero-voltage switching

VSI voltage source inverter

ZVSO zero-voltage switching off

PLRI parallel-loaded resonant inverter

 $\Omega$  ohm

A ampere

V Volt

W watt

s second

Hz hertz

#### LIST OF PRINCIPAL SYMBOLS

S1, S2,... inverter switches

So de bus switch

TH1, TH2,... thyristors

D1, D2,... diodes

Dr1, Dr2,... rectifier diodes

T transformer

C1, C2, Co dc bus capacitors

Cc current commutating capacitor

Rı load resistor

Li load inductor

Lr joutput filter

Lm transformer magnetizing inductor

Lo, Ls di/dt limiting inductors

Lc current commutating inductor

V, v voltages

Vdc dc voltage

Vin, Vs, Vco input dc voltages

Vso, Vsi,... switch reverse voltages

VTH1 thyristor reverse voltage

Vi, VLf,... inductors voltages

VR, VRL,... loads voltages

Vc1, Vc2,... capacitors voltages

Vca ramp carrier phase A voltage

Vcb ramp carrier phase 3 voltage

Vcc ramp carrier phase C voltage

Vra reference phase A voltage

Vrь reference phase В voltage

Vrc reference phase C voltage

VRa resistive load phase A voltage

VLa inductive load phase A voltage

I, i currents

Idc dc current

Isi, Iso,... switches currents

ITH1, ITH2,... thyristors currents

ID1, ID2,... diodes currents

Ico, Ici,... capacitors currents

ILo, ILf,... inductors currents

IR, IRL,... loads currents

IRa resistive load phase A current

ILa inductive load phase A current

IRL(min) minimum load current

IRL(max) maximum load current

IRL(ave) average load current

ΔIRL ripple load current

P power

Po, Pout output power

So apparent output power

cos (α) power factor

w	Energy
f	frequency
ω	radian frequency
fr	ringing frequency
ωr	radian ringing frequency
fo	inverter output frequency
fs	switching frequency
Finv	inverter switching frequency
Fso	dc bus switching frequency
D	duty cycle
Dinv	inverter switches duty cycle
Dso	dc bus switch duty cycle
t	time
A1, A2	constants

phase shifts

α1, α2

#### CHAPTER 1

#### INTRODUCTION

### 1.1 Trends in High Frequency Power Conversion

The two major application areas for power converter technology using thyristors or transistors as switching devices are:

- i) Dc/dc or ac/dc converters targeted towards general purposes such as power supply systems, and
- ii) Ac/ac or dc/ac inverters used for variable speed drives, UPS system etc.

In all areas of power electronics, the basic objectives of high frequency power conversion are to increase the performance and power density of manufactured equipment. Performance improvement can be characterized by factors such as ripple current, spectral characteristics, acoustic noise and size of the power converter. Typical applications of power supply systems using high frequency converters can be found in many areas, such as:

- i) Communications:
  - -Telephone substations.
  - -Robotics and mainframe computers.
  - -Airborne and mobile equipment.
- ii) Space industry:
  - -Artificial satellites.
  - -Space stations and vehicles.
- iii) Marine industry:
  - -Ships and submarines.

In all the above mentioned fields high power density of the power supply systems is very important issue.

### 1.2 Problems in High Frequency Power Conversion

Converters can be mainly divided into two types, resonant converters and pulse width modulation (PWM) converters. The problems which limit the use of PWM converters, at high frequencies operation are:

- -High switching losses.
- -High electromagnetic interference (EMI).
- -Increased copper loss due to skin effect, and
- -Increased magnetic loss due to eddy current.

The problems of switching losses and EMI do not exist in resonant converters.

However, additional problems exist in both types of converters when operating at high frequencies. They are:

- i) The stored charge in the converter components such as:Diodes, thyristors, transistors, and others.
- ii) The stray inductances of wiring connections, and stray capacitances associated with the circuit elements.

The main objectives of this thesis are to analyze the above mentioned problems in various types of converters, and to provide a new method to avoid the problems existing in PWM converters at high switching frequencies. Specifically, the following subjects are provided:

- i) A study of the switching losses in high frequency PWM converters.
- ii) A Description of the switching behavior of high frequency resonant converters, and a complete analysis and simulation results of one example of

these converters, and

iii) A propose of a new technique to provide soft switching condition, for high frequencies PWM converters. The proposed technique uses do bus commutating subcircuits, to achieve Zero-voltage do bus switching condition. This condition, results in the ability to operate PWM converters at high switching frequencies. The proposed do bus commutating subcircuits are applied to three high frequency PWM inverter topologies. These topologies are comprehensively treated in this thesis.

In order to make a link between the topics treated in this presentation and to provide a brief review of soft switching converters, the next section is provided. It describes in detail the existing methods of providing soft switching conditions for the PWM converters, and shows the switching behaviors in various types of resonant converters.

### 1.3 Soft Switching Converters

As mentioned above, in order to achieve power conversion at high frequencies one must find ways to minimize switching losses and protect the switching devices. Two ways could be:

- i) At high power demands, where PWM switching modes are used, soft switching conditions can be achieved by:
  - 1) Snubber circuits, or by
  - 2) Ac or dc bus commutating subcircuits.
- ii) At low power demands soft switching can be achieved by using resonant converter topologies.

# 1.3.1 Soft Switching PWM Converters Using Snubber Subcircuits

In this section the classification of snubber networks and their principle of operation are described. The advantages and disadvantages in each type of snubber network, when applied in PWM converters, are pointed out. Snubber subcircuits can be classified as:

- a) Conventional dissipative, and
- b) Nondissipative.

Conventional dissipative snubber networks described in references [1,2,3,4,5], are shown in Fig. 1.1. The load can be connected to either the collector or emitter terminals shown. These snubbers can be divided into:

- i) Turn-on snubber and its polarized derivative form.
- ii) Turn-off snubber and its polarized derivative form, and
- iii) Combined turn-on and turn-off snubber.

The turn-on snubber uses an inductor L to limit the current stress di/dt through the switching device. For example, it limits the current through the transistor Q, which is used as a switch in Fig. 1.1. While the turn-off snubber uses a capacitor C to reduce the voltage stress dv/dt on the switch. The resistor R is used by the turn-off snubber to dissipate the capacitor C stored energy. Applying these snubbers to the PWM converter switches achieve the following:

- a) Switching loss transfer.
- b) Overvoltage suppression.
- c) Rate of rise control of voltage and current.
- d) Reduction of noise and electromagnetic interference (EMI), and
- e) Avoidance of secondary breakdown.




Fig. 1.1 Conventional Dissipative Snubbers

However, the system efficiencies when using these snubbers are still low. Moreover, the overall system capability is limited due to snubber reset time.

Nondissipative snubber networks have been proposed in references [6,7]. These snubbers do not use resistors to dissipate the energy stored in their storage elements (the inductors and capacitors). However, this energy can be recovered and transferred to the input source or to the load of the PWM converter topologies. Nondissipative snubbers have the same advantages as conventional ones. In addition, they improve the overall system efficiency. However, they have their own inherent problems. These problems are:

- -High peak current through and voltage across the switching devices.
- -High circuit complexity, and

-Minimum required duty cycle due to snubber reset times.

# 1.3.2 Soft Switching PWM Converters Using Ac or Dc Bus Commutation

This section describes in detail the various types of ac and dc bus commutation topologies proposed to provide soft switching conditions for PWM converter switches. The first subsection 1.3.2.1 introduces the most popular PWM three-phase voltage source inverter (VSI). The advantages and the limitations of this topology under high frequency hard switching operation are given. The second subsection 1.3.2.2 explains the principle of ac bus commutation approaches to provide soft switching condition for high frequency PWM three-phase VSI. The third subsection 1.3.2.3 explains the principle of dc bus commutation in high frequency PWM three-phase VSI.

### 1.3.2.1 Introduction

The use of a PWM technique in the voltage source inverter, shown in Fig. 1.2, results in the ability to control the inverter output voltage and frequency simultaneously. In addition, harmonic minimization and increased power factor for rectifier topologies can be achieved by using PWM techniques. This topology is implemented with a wide range of power devices including MOSFETs, BJTs, IGBTs and GTOs, and is generally used in high power application up to 2 megawatts. The reasons for its popularity are:

- a) Simple power circuit structure.
- b) Minimum VA ratings of devices.
- c) Easy control, and
- d) Low cost.




Fig. 1.2 Hard Switched Voltage Source Inverter

Continuing developments in power devices technology, especially in device switching characteristics have contributed significantly to the improvement of inverter performance. Inspite of these improvements, state of art inverter technology faces substantial design problems which limit PWM inverters at high frequency operation. These limitations are:

- a) High dv/dt and di/dt stresses resulting in high switching losses and high EMI.
- b) High peak stresses in devices as a result of:
  - 1) Inductive switching, and
  - 2) Diode reverse recovery.
- c) Destructive failure modes are possible.

As in the case of dc/dc converter, the dominant problems originated from the diode stored charge and associated reverse recovery phenomena, device switching losses and the stray inductances and capacitances. Therefore, the operating frequencies of hard switching PWM VSI Fig. 1.2 are limited.

Soft switching strategies can be formulated to ease device stresses and alleviate switching losses in PWM three-phase VSI. These strategies allow a

substantial increase in the inverter switching frequencies resulting in low acoustic noise, high power density and better control of the overall system.

Ac or dc bus commutation techniques provide zero-current or zero-voltage switching condition for high frequency PWM VSI. These techniques prove to have significant advantages over snubber networks. The following two subsections explore these techniques further.

### 1.3.2.2 Ac Bus Commutated PWM Converters

The concept of using a high frequency link as an intermediate stage in the power converter, as opposed to a dc link, was reported in the literature by Espelage and Bose in reference [8]. In these topologies there is an unrestricted relationship between the input and output frequencies.

The motivation for these types of topologies was the use of a single commutation circuit for the entire three-phase inverter. The basic elements of a high frequency resonant link operate at a frequency substantially higher than either the input or output frequency. Typical link frequencies may range from 20-to-30 KHz for multi-kilowatt applications.

Fig. 1.3 shows a series resonant high frequency ac bus commutated PWM inverter proposed by Schwarz in reference [9]. This topology works under zero-current switching condition. Fig. 1.4 illustrates the parallel resonant high frequency ac bus commutated PWM inverter. This topology accomplishes zero-voltage switching operation. Synchronizing the turn-off instants with these zero-voltage times yields the desired soft switching effect. However, the disadvantages of the series or parallel resonant high frequency ac bus commutated PWM inverter are:

- -High control circuit complexity, and
- -High losses in the oscillation circuits.




Fig. 1.3 Series Resonant High Frequency Ac Bus Commutated PWM Inverter




Fig. 1.4 Paralle! Resonant High Frequency Ac Bus Commutated PWM Inverter

### 1.3.2.3 Dc Bus Commutated PWM Converters

The resonant dc link voltage source inverter (VSI) shown in Fig. 1.5 was proposed by Divan in reference [10]. The circuit can be considered as a conventional VSI with additional LC elements. The resonant elements set up an oscillation of the dc link centered around the supply voltage (Vin). The link voltage waveform oscillates between zero and 2.5 Vin. When the link voltage waveform is at zero volts, all the devices across the dc bus may be switched with no switching losses. Maintaining the dc bus at zero volts for a finite duration ensures that the system losses will be restored through an energy storage inductor.




Fig. 1.5 Resonant Dc Bus Commutated Inverter

This topology is not practical especially in high power applications, since the switching devices have to be oversized. However, Alternative topologies maintaining zero-voltage switching condition have solved the above problem, but created others. A complete discussion about the existing dc bus commutation topologies is presented in chapter 2.

# 1.3.3 Soft Switching Resonant DC/DC Power Converters

This section illustrates the switching behaviors in dc/dc resonant converters. It indicates the advantages of these converters at high frequency operation and points out its limitations. Whenever high frequency power conversion is mentioned, one automatically thinks of resonant power converters. Much of the pioneering effort on this type of power converters was due to Schwarz in references [15,16]. In these topologies thyristors are used as switching devices. The advantages in adopting resonant power conversion are:

- i) Zero current switching (ZCS) when operating below the LC tank resonant frequency.
- ii) Zero voltage switching (ZVS) when operating above the frequency of the LC tank.

The above two features significantly lower the switching losses, thus permitting high frequency operation.

- iii) Low di/dt stress on components due to the non-rectangular power waveforms.
- iv) Parasitic elements can be made useful in parts of the power processing circuit.
- v) Low EMI, since the parasitic elements are generating less noise, and
- vi) Ability to control high power (but with its own set of problems).

The disadvantages or problems in the operation of these topologies include:

- a) High complexity in control circuitry, since the switching must be done at zero current or zero voltage.
- b) High peak current and/or voltage in power switches, and

# c) Inefficient usage of device capabilities.

Additionally, resonant power converters confront some similar limiting elements existing in PWM power converters. They are the eddy current losses in transformer cores, and the skin effect losses in conductors.




Fig. 1.6 Full-Bridge Series Resonant Dc-Dc Converter




Fig. 1.7 Full-Bridge Parallel Resonant Dc-Dc Converter

Mainly, the resonant dc/dc converters can be separated into parallel and series resonant types, Figs. 1.6 and 1.7. In general terms, the series resonant dc/dc converter behaves very much like a current source and is therefore short-circuit proof and parallelable for current-sharing functions. Whereas the parallel resonant converter behaves more like a voltage source with low output short circuit capability. The series and parallel resonant types can further be classified into fixed and variable frequency types.

Although higher frequencies can now be obtained without switching loss limitations, the resonant dc/dc converter technologies did not make a major impact on the commercial scene. Since at high power demands the switching devices have to be overrated with respect to the output power. Moreover, the circuit complexity of resonant converter is high, and the overall system reliability is low.

#### 1.3.4 Soft Switching Quasi-Resonant Converters

This section illustrates the operation of quasi-resonant converters and its switching environment. It points out the circuit advantages and its limitations. The principle of the resonant-switch PWM converter, called also quasi-resonant converter, has been proposed by Liu and Lee in reference [18] and is shown in Fig. 1.8.

Replacing the power switches in the PWM converters with resonant switches a new family of converters named "quasi-resonant converters", were introduced. The LC tank circuit is always present near the power switch. It is used not only to shape the current and voltage waveforms of the power switch but also to store and transfer energy from input to output, in a manner similar to the

conventional resonant converters. The effective use of the LC elements in these topologies achieves zero-current and zero-voltage switching condition.




Fig. 1.8 Resonant Switch Configurations

a) General Topologies. b) Half-Wave. c) Full-Wave.




Fig. 1.9 Buck Converter

- a) Conventional. b) With L-Type Resonant Switch.
  - c) With M-Type Resonant Switch.

The implementation of the resonant-switch approach for buck converter is shown in Fig. 1.9. The Figure indicates that two types of resonant-switch topologies are possible. These types can be specified as L-type and M-type.

Although these circuits represent a step in the right direction, various problems can be identified with each of these topologies. In particular, the peak voltage stress and the diode reverse recovery are the limitations. The need to limit voltage stresses restricts the operating range of the converter especially under light load conditions. Further, reverse recovery of the free-wheeling diode causes voltage spikes and trapped energy which needs to be handled. The conclusions which can be drawn thus far from the presented materials are:

- a) High frequency power conversion is necessary.
- b) Resonant converters, can be used in high frequency low power applications, and
- c) PWM converters, aided by soft switching techniques, can be utilized in high frequency high power applications.

### 1.4 Advantages of Proposed Topologies

The scope and objective of this thesis is to present a new and improved alternative to the hard-switching problem associated with PWM converters. For this purpose three high frequency PWM dc/dc original converter topologies, their complete analysis, design, simulation, and experimental verification for two of them, are provided. The proposed topologies utilize dc bus commutating subcircuits. They are designed to provide a zero-voltage dc bus condition to commutate the semiconductor devices, thus minimizing switching stresses and losses.

In addition and due to the presence of the dc bus commutation subcircuit, the inverter switches of the proposed topologies can be protected and isolated from the dc bus under adverse system operation conditions.

#### 1.5 Thesis Organization

The contents of this thesis have been organized as follows:

In Chapter 2, an overview of the switching losses in PWM converter, and switching environment in resonant converters are presented. An example including analysis and simulation results is provided. In addition, methods of improving switching conditions in PWM converters are discussed with special emphasis on dc bus commutating techniques.

In Chapter 3, the analysis and design of a half-bridge dc bus commutated high frequency PWM dc/dc converter employing a dc bus commutating subcircuit is presented. The subcircuit consists of a dc bus interrupt switch with a capacitor connected across the dc bus. It commutates the inverter switches under zero-voltage condition. Proof of concept, simulation, and experimental

results are provided.

In Chapter 4, the analysis and design of a full-bridge dc bus commutated high frequency PWM dc/dc converter is presented. The topology uses a lossless snubber subcircuit associated with a dc bus switch, and an L-C commutating subcircuit to achieve zero-voltage and zero-current commutating conditions. Again, proof of concept, simulation and experimental results are also provided.

In Chapter 5, the application of the concept of dc bus commutation used in chapter three is extended to three-phase PWM VSI. The analysis and design of a dc bus commutated full-bridge high frequency three-phase PWM VSI is treated in detail. A design example and simulation results verifying the associated principles of operation are also presented.

In Chapter 6, conclusions and suggestions of work in the near future are provided.

#### CHAPTER 2

#### AN OVERVIEW OF THE SWITCHING LOSSES IN VARIOUS TYPES OF CONVERTERS

This chapter includes the following:

In section 2.1, the introduction describing the classification of device power losses is presented.

In section 2.2, switching characteristics of ideal switches using a resistive or an inductive load circuit are provided.

In section 2.3, the introduction of sine pulse width modulation (SPWM) technique and SPWM-inverter power losses are briefly discussed.

In section 2.4, description of switching environment in resonant dc/dc converters, and an example of Parallel-Loaded Resonant Inverter (PLRI) are given. This example includes a power circuit analysis, switching behavior, and simulation results. Thyristors with antiparallel diodes as switching devices are used in the topology of PLRI. The commutation of these devices takes place under zero-current and zero-voltage conditions resulting in zero switching losses and low EMI.

In section 2.5, methods of improving switching conditions in PWM converters are treated. Special emphasis is given to the existing dc bus commutation techniques which are used to minimize the switching losses. Finally, two innovative dc bus commutating subcircuits are proposed. These two subcircuits can be applied in high frequency PWM dc/dc converters to eliminate the switching losses.

In section 2.6, conclusions of this chapter are provided.

#### 2.1 Introduction

The applications of transistors as switching devices have been increasing due to recent developments in their switching characteristics. These applications can be found in fields such as:

- -Motor speed control.
- -PWM converter for power supply systems.
- -Induction heating, and
- -High frequency welding and others.

In order to use these devices properly, designers must be able to keep device junction temperatures within rated values. The device power losses are generally grouped into three categories:

- 1) Switching losses.
  - a) Turn-on loss, and
  - b) Turn-off loss.
- 2) Conduction loss, and
- 3) Off-state losses.

The off-state losses in high-power electronic circuits contribute a very small portion to the total losses. Therefore, they are considered negligible. Whereas the relative magnitudes of the switching and conduction losses are greatly dependent on the type of load circuit in which the transistors are used. They also depend on operating frequency, the turn-on and turn-off snubbers used and certain inherent characteristics of the transistor itself.

#### 2.2 Switching Characteristics of Ideal Switches

Switching characteristics of ideal switches will be shown in each type of

the following load circuits:

- 1) Resistive load circuit, and
- 2) Inductive load circuit.

# 2.2.1 Resistive Load Switching Characteristics




Fig. 2.1 Transistor Switching A Resistive Load.

a) Linear Rise and Fall. b) Exponential Rise and Fall.

In this section, the calculation of a switch's switching losses in a resistive load circuit is presented. It will show that these switching losses are proportional to the switched power, the switching frequency and the effective switching times (turn-off and turn-on times). These switching times depend on the switch-switching characteristics and the base drives used. Therefore, in order to have low switching losses the designer has to ensure the following:

- i) Select fast switching switches, and
- ii) Design proper base drives to commutate the switches fast.

The circuit and switching waveforms of a resistive load are shown in Fig. 2.1 with two alternative ideal switching characteristics, using the transistor as switching device. This simple case is described in reference [19] and is reviewed here to establish a baseline for further analysis of switching behavior.

In Fig. 2.1 (a) the voltage is assumed to fall linearly during turn-on, and the current is assumed to fall similarly during turn-off. The circuit equations in the turn-on interval are as follows:

Transistor voltage:

$$e = E \left(1 - \frac{t}{t_s}\right)$$
 [V] for  $0 < t < t_s$  (2.1)

Transistor current (assumed):

$$i = \frac{E - e}{R} = I \frac{t}{ts}$$
 [A] for 0 < t < ts (2.2)

where,

$$I = \frac{E}{R} \qquad [A] \tag{2.3}$$

Transistor power dissipation:

$$P = e i = E I \frac{t}{t_E} (1 - \frac{t}{t_E})$$
 [W/pulse] (2.4)

Total turn-on switching loss:

$$W = \int_{0}^{t_{s}} P dt = \frac{1}{6} E I t_{s}$$
 [W. s/pulse] (2.5)

During turn-off the time-dependent factors in the voltage and current equations are interchanged. The same expressions are valid for the power dissipation and total turn-off loss although switching time to will generally

be different. If the transistor is assumed to switch exponentially with a time constant  $\tau$ , as shown in Fig. 2.1 (b), then the turn-on equations become as follows:

Transistor voltage (assumed):

$$e = E \exp(-\frac{t}{\tau})$$
 [V] (2.6)

Transistor current:

$$i = I \left[ 1 - \exp\left(-\frac{t}{\tau}\right) \right] \quad [A]$$

Total turn-on switching loss:

$$W = \int_{0}^{\infty} e i dt = \frac{1}{2} E I \tau \qquad [W . s / pulse]$$
 (2.8)

Again, the turn-off loss calculation will result in the same function as in (2.8), but the value of the time constant will generally be different. In order to reduce the turn-on and turn-off losses,  $t_*$  or  $\tau$  should be as small as possible. Reducing  $t_*$  and  $\tau$  can be achieved by using fast switching switches and designing proper base drives.

#### 2.2.2 Inductive Load Switching Characteristics

The circuit and waveforms for transistor switching an inductive load are sketched in Fig. 2.2. At low duty cycle and during turn-on, current rises slowly in the transistor. Initially, the inductance supports the supply voltage while the voltage across the transistor falls very quickly and the instantaneous product of voltage and current is negligible.

On the other hand, during turn-off, the voltage across the transistor starts to rise and reaches a maximum value before the collector current starts

to fall. This condition generates a larger peak power than for the resistive load. Switching turn-off loss for an inductive load with no snubber is:

$$W_{off} = \frac{1}{2} (V_c I_c t_{cf}) \quad [W. s/pulse]$$
 (2.9)

where,

Vc maximum voltage across transistor at turn-off (supply + spike),

Ic maximum load current, and

ter turn-off crossover time.




Fig. 2.2 Inductive Switching Waveforms (low duty cycle)

When the transistor is turned off, current that was flowing in the inductor continues to flow through the diode placed across the inductor. This condition will keep the induced voltage from creating a voltage spike that can destroy the transistor. Diode current rises to the maximum value of load

# 2.4.2 Switching conditions of Parallel-Loaded Resonant Inverter (PLRI)

In this subsection switching condition, detailed analysis and simulation results of a parallel-loaded resonant inverter (PLRI) Fig. 2.6 are given. This example will show that, zero-current and zero-voltage switching condition, can be obtained by using this type of resonant inverter.

# 2.4.2.1 Circuit Description

The dc-to-ac full-bridge PLRI, shown in Fig. 2.6, consists of:

- 1) The input dc voltage Vin.
- 2) Self turn-off switches (thyristors, SCRs) TH1, TH2, TH3, and TH4, with the antiparallel diodes D1, D2, D3, and D4, and
- 3) Underdamped resonant tank L-C (L=L1+L2) with the load represented by R1.




Fig. 2.6 DC-to-AC Full-Bridge Parallel-Loaded Resonant Inverter

# 2.4.2 2 Topology Switching Environment

Initially the capacitor C has a negative voltage value. Thyristors TH1 and TH4 are fired simultaneously at low di/dt. Current stress di/dt and turn-on losses are limited by the inductors L1 and L4. The current Ith1,4 through the thyristors TH1 and TH4 is underdamped resonant. When this current reaches zero, the thyristors TH1 and TH4 are turned off at zero current and zero voltage condition. This switching condition can be explained as follows:

When thyristors TH1 and TH4 are turned off, the voltage across the capacitor C has reached a maximum positive value which is larger than the value of the input dc voltage Vin. Therefore, the capacitor C is forced to discharge into the dc source, through TH1 and TH2 antiparallel diodes D1 and D4. This current-flow, creates zero-voltage in addition to zero-current switching condition. The inverter turn-off process is now complete, and the next period of operation can be started at any moment by firing the thyristors TH2 and TH3.

#### 2.4.2.3 Analysis and Modes of Operation

The PLRI topology discussed in this section has three distinct modes of operation during a switching cycle. These modes, (a), (b), and (c) are next explained in detail.

# Mode (a):

The equivalent circuit during interval ti=0 to t2, is shown in Fig. 2.7.

At t1, the switches TH1 and TH4 are fired simultanecisty. Initially the capacitor has a negative value Vc(01). The components C and L form an underdamped resonant circuit with the resistive load Rl. The capacitor C is

being charged with the polarity as shown. This mode ends at t2 when the thyristors TH1,4's current Ith1,4 becomes zero and they turn off. At the same moment the voltage across c has reached the maximum positive value Vc(02), which is greater than the supply voltage Vin. The current through the switches through the time interval t1-t2, as a function of time, is given by:

Ithi,4 = 
$$\frac{\text{Vin}}{\text{Ri}}$$
 + Al e  $\left(\frac{-1}{2\text{Ri}}\right)$  sin ( $\omega$ rt +  $\alpha$ l) [A] (2.12)

Where Al and al can be calculated using initial values.




Fig. 2.7 The Equivalent Circuit of Mode (a) of Topology Fig. 2.6, t<sub>1→t2</sub>

The ringing frequency is given by:

$$\omega_{\rm r} = \sqrt{\frac{1}{L C} - \frac{1}{4 R_1^2 C^2}}$$
 [rad/s] (2.13)

Mode (b):

The equivalent circuit during interval to to, is shown in Fig. 2.8. At to since Vc(02) > Vin, the capacitor C begins discharging into the dc supply source through the feedback diodes D1 and D4. This current-flow creates zero voltage across the thyristors TH1 and TH4. When Vc=Vin, the feedback current reaches its maximum value and begins decreasing toward zero. At to, the feedback current reaches zero and the voltage across C is Vc(03). The feedback




Fig. 2.10 Current and Voltage Through the Thyristor TH1 of Topology Fig 2.6




Fig. 2.11 The Voltage Across the Capacitor C of Topology Fig. 2.6

switches. This converter topology functions at high frequencies with no switching losses. However, the topology suffers from high voltage stress of up to 2.5 Vin across its switching devices.

The actively clamped resonant dc link inverter shown Fig. 2.12 and proposed in reference [11] is an alternative topology. It reduces the voltage stresses to near 1.5 Vin, while maintaining zero-voltage dc bus switching condition. However, due to the discrete width modulation used high sub-harmonics exist in the inverter output ac voltages.




Fig. 2.12 The Actively Clamped Resonant DC Link Inverter

A new technique of PWM with resonant dc link converters has also been proposed lately in reference [12]. This technique results in reduced levels of sub-harmonics. Whereas the PWM switching capability is obtained with significantly higher losses and device stresses.

Pulse-commutation subcircuits known from the thyristor inverters and proposed in references [13,14], also generate zero-voltage dc bus switching conditions. These topologies are in the right direction of reducing switching

losses. However, the main disadvantage of these topologies is high circuit complexity which increases the size, weight and cost of the system.

# 2.5.3 The Proposed Family of Dc Bus Commutated Subcircuits

Two dc bus commutating subcircuits are proposed in this section. The first subcircuit is depicted in Fig. 2.13. It consists of only a dc bus interrupt switch and a capacitor connected across the dc bus. The second proposed dc bus commutating subcircuit is illustrated in Fig. 2.14. It consists of an interrupt dc bus switch, three diodes, two capacitors and an inductor.




Fig. 2.13 The Proposed Dc Bus Commutating Subcircuit, Topology No.(1)




Fig. 2.14 The Proposed Dc Bus Commutating Subcircuit, Topology No. (2)

The main feature of these subcircuits is that they also provide zero do bus voltage switching conditions at the cost of moderate additional circuit complexity. As a result, the associated converters operate with zero switching losses, minimum switch stresses and low EMI. Also the desired high switching frequency PWM converters, can now be realized without excessive circuit complexity.

The implementation of the proposed dc bus commutating subcircuits shown in Figs. 2.13 and 2.14 for half-bridge, full-bridge, and three-phase full-bridge high frequency PWM dc/dc converters will be explained in the following three chapters.

#### 2.6 Conclusions

Thus far, the problems associated with converter operation at high frequency and power levels have been summarized. Switching conditions in resonant and PWM converters, have been also discussed. Soft switching techniques were proposed to improve the switching condition in PWM converters. The advantages and disadvantages of each of these techniques have been pointed out. Finally, a new dc bus commutation technique has been proposed. This technique applies innovative types of dc bus commutating subcircuits to reduce the switching losses in PWM converters.

The conclusions which can be drawn from the information provided thus far are:

-Converting power at high frequency operation is necessary in terms of improving performance, and reducing size and costs.

-At low power levels resonant converters fulfill the requirement of high frequency operation without introducing serious operating difficulties.

-At high power levels high frequency PWM converters, aided by soft switching techniques, are the alternative to the resonant ones.

-Soft switching techniques can be obtained by:

- a) Applying snubber subcircuits, or preferably by
- b) Using proper dc bus commutating subcircuits.

#### CHAPTER 3

#### ANALYSIS AND DESIGN OF

#### A HALF-BRIDGE DC BUS SOFT COMMUTATED PWM DC/DC CONVERTER

In this chapter, the implementation of the proposed dc bus commutating subcircuit topology No. (1) shown in Fig. 2.13, for half-bridge PWM dc/dc converter is discussed in detail. In particular, the following sections are devoted to explore the operation and performance of the resulting dc bus commutated half-bridge converter shown in Fig. 3.1.

In section 3.1, an introduction about the advantages obtained by the implementation of the proposed commutating subcircuit is provided.

In section 3.2, the zero-voltage switching conditions for the dc bus switch and the inverter switches are presented.

In section 3.3, a complete identification of all modes of operation is provided.

In section 3.4, a complete mathematical analysis of all modes of operation is presented.

In section 3.5, design guidelines to select the component values are provided.

In section 3.6, a design example uses the equations obtained in the previous section is outlined.

In section 3.6, simulation results of the key currents and voltages are obtained. In particular, the switching behaviors of the converter switches are shown.

In section 3.7, experimental results are provided to prove that the predicted zero-voltage switching conditions are achieved.

In section 3.8, conclusions are drawn from this chapter's contents.

## 3.1 Introduction

The proposed dc bus commutating subcircuit shown in Fig. 2.13 is applied for half-bridge PWM dc/dc converter, which can be used in low power applications. The resulting topology is shown in Fig. 3.1. It is noted that with this topology zero switching losses for the inverter switches and for the dc bus switch, are achieved under rated to no load condition. As compared to the topologies which implement other dc bus commutation approaches [13,14], the proposed topology has the following advantages:

- i) It converts power at high switching frequencies with relatively slow switches (e.g. IGBTs, Bipolars, and GTOs).
- ii) The power and control circuits are very simple, and
- iii) The dc bus switch can be used to isolate the inverter from the dc bus under adverse system operating conditions.

The resulting dc-to-dc half bridge forward pwm topology shown in Fig. 3.1, consists of three sections:

- The dc bus which includes the input dc voltage V\*, the series dc bus switch
   So and a parallel dc bus snubber capacitor Co.
- 2) The half bridge forward PWM inverter including the switches S<sub>1</sub> and S<sub>2</sub>, the diodes D<sub>1</sub> and D<sub>2</sub>, the diodet limiting inductor Lo and the parallel inductor L<sub>m</sub>. The inductor L<sub>m</sub> represents the magnetizing inductance of the high frequency isolating transformer T.
- 3) The half bridge rectifier consisting of the diodes Dr1 and Dr2 and filter inductor Lr connected to the load represented by resistor R1.

The operating conditions of the discussed dc/dc converter Fig. 3.1 are described in the following section. In particular, switching sequence and behavior are explained.




Fig. 3.1 A Dc Bus Commutated Half-Bridge PWM Dc/Dc Converter

# 3.2 Zero-Voltage Switching Environment

The converter achieves soft current switching as follows: Initially, all three switches are on and the voltage across Co is equal to the input dc voltage  $V_s$ . The current Iso through the switches So, S<sub>1</sub> and S<sub>2</sub> is flowing from the dc source  $V_s$  through the load R<sub>1</sub> and increases at a constant rate. Shortly before the end of the switching period, the dc bus switch So is first turned off under zero Vso condition since  $V_s$ = Vco. Immediately, Co begins to discharge at the rate of Co/ILo (V/ $\mu$ s). When Vco=O (V), D<sub>1</sub> and D<sub>2</sub> become

forward biased and the current ILO begins to freewheel through the upper and lower halves of the forward converter.

Next, switches S<sub>1</sub> and S<sub>2</sub> are turned off under zero Vs<sub>1,2</sub> voltage conditions. With switches S<sub>1</sub> and S<sub>2</sub> off, the current IL<sub>0</sub> is forced by Lo to flow back into Co through diodes D<sub>1</sub> and D<sub>2</sub>. Eventually, Vco exceeds V<sub>8</sub> and D<sub>0</sub> begins to conduct. At this moment, S<sub>0</sub> can be turned on under zero volt condition. The converter turn-off process is now complete and the next period of operation begins at the appropriate moment by turning on S<sub>1</sub> and S<sub>2</sub>. All modes of operation of the examined topology of Fig. 3.1 are further explained in the following sections.

## 3.3 Modes of Operation

The circuit under study which is illustrated in Fig. 3.1, has six distinct modes of operation during a switching cycle. The time-intervals identifying the modes a, b, c, d, e and f are shown in Fig. 3.2. The performance of the circuit in each mode is described below.

Mode (a): The equivalent circuit of this mode for interval ti→t2 Fig. 3.2, is shown in Fig. 3.3. Initially at ti, the switches So, Si and S2 are on and the voltage across Co equals Vs. The current Iso through the switches So, Si and S2 is the sum of the load current IRI, which increases from a minimum value and the magnetizing inductor Lm current Ilm which increases from zero. The surging inductor Lo limits di/dt through the switches. Under steady state conditions and by neglecting Lo (Lo<<Lm and Lo<<Lf) the voltage across Lm equals Vs.




Fig. 3.2 (a) The Gating Signal of the Dc Bus Switch So, Topology Fig. 3.1




Fig. 3.2 (b) The Gating Signals of the Switches S1 and S2, Topology Fig. 3.1




Fig. 3.2 (c) The Dc Bus Voltage Vco, Topology Fig. 3.1




Fig. 3.2 (d) The Current Through the Capacitor Co, Topology Fig. 3.1




Fig. 3.2 (e) The Voltage and the Current Through Lm, Topology Fig. 3.1




Fig. 3.3 The Equivalent Circuit of Mode (a) of Topology Fig. 3.1, t1-t2

Mode (b): The equivalent circuit of this mode, for interval t2>t3 in Fig. 3.2, is illustrated in Fig. 3.4. At t2, So is gated off at zero voltage since V<sub>8</sub>=V<sub>CO</sub>(02), and S<sub>1</sub> and S<sub>2</sub> are kept on. At the same moment, the capacitor Co begins discharging by sourcing the current ILo(02), which reaches a maximum value until t3.




Fig. 3.4 The Equivalent Circuit of Mode (b), Topology Fig. 3.1, t2-t3

Mode (c): The equivalent circuit for this mode, during interval t3->t4 in Fig. 3.2, is depicted in Fig. 3.5. At t3, the capacitor Co is completely discharged to zero. Therefore, the dc bus is short circuited and a freewheeling period exists. The current through Lo ILo=IRI+ILm, is clamped at its maximum value, half of which freewheels through Lo, D1 and S1 and the

remainder through Lo, S2 and D2. In the rectifier circuit, IR1 begins freewheeling through Dr1, Lf and R1. At any moment of this time interval, S1 and S2 could be gated off at zero voltage resulting in zero turn-off losses.




Fig. 3.5 The Equivalent Circuit of Mode (c) of Topology Fig. 3.1, t3-t4

Mode (d): The equivalent circuit of this mode, for interval t4-3t5 in Fig. 3.2, is depicted in Fig. 3.6. At t4, the switches So, S1 and S2 are off and the inductor Lo current ILo, forced by the stored energy of Lo, is sent back to the dc bus passing through D1 and D2. Immediately, this current ILo=IR1+lLm begins charging the capacitor Co until t5, at which time ILo=ILm. In the rectifier circuit at t4, the load current IR1 begins commutating from Dr1 to Dr2. At t5, the current through Dr1 reaches zero and the current through Dr2 reaches the load current IRL.




Fig. 3.6 The Equivalent Circuit of Mode (d) of Topology Fig. 3.1, t4-t5

Mode (e): The equivalent circuit of this mode, in the interval ts->t6 in Fig. 3.2, is shown in Fig. 3.7. At ts, the switches So, S1 and S2 are still off. The load current IR1 freewheels through Dr2, while the current IL0=ILm continues charging the capacitor Co. This charging current flows through Lo, Lm, D1 and D2, until t=t6 when Vc0=Vs and Vim=-Vs.




Fig. 3.7 The Equivalent Circuit of Mode (e) Topology of Fig. 1.3, t5-t6




Fig. 3.8 The Equivalent Circuit of mode (f) of Topology Fig. 3.1, t6-t7

Mode (f): The equivalent circuit of this mode, for the interval t6→t7 in Fig. 2.3, is shown in Fig. 3.8. At t6, the capacitor Co is completely charged to the input dc voltage value V<sub>€</sub>. The dc bus switch So can now be gated on at zero voltage condition. The load current IRI keeps freewheeling through Dr2

and decreasing toward a minimum value dictated by Lf and Ri. While the current Iim is now transferred to the dc bus switch antiparallel diode Do. This current also transfers the rest energy of Lm to the dc source until ILm reaches zero. By now, all modes of operation have been defined.

# 3.4 Circuit Analysis

In this section, the analytical expressions describing all modes of operation of the examined converter topology Fig. 3.1 are presented. Expressions for the currents and the voltages during all subsequent modes of operation are obtained by assuming the following:

- i) All the converter components are ideal.
- ii) The input voltage is a stiff dc, and
- iii) The turns ratio of the high frequency isolating transformer is one.

Mode (a): The equivalent circuit is shown in Fig. 3.3. The current through the dc bus switch and the inverter switches, as a function of time, is given by:

$$Iso(t) = Isi(t) = Is2(t) = ILm(t) + IRi(t)$$
 (3.1)

Under steady state operation conditions and by neglecting Lo since (Lo<<Lm and Lo<<Lf), the currents ILm(t) and IRI(t) are given by:

$$ILm(t) = \frac{V_s t}{L_m}$$
 (3.2)

$$i_{RI(t)} = \frac{V_s}{R_1} + \left(I_{RI(min)} - \frac{V_s}{R_1}\right) e^{-\frac{R_1}{L_f}t}$$
(3.3)

The voltages across Co, Lm, R1 and Lf in this mode are given by:

$$V_{CO(01)} = V_s$$
 (3.4)

$$V_{Lm} = V_s \tag{3.5}$$

$$V_{RI(t)} = I_{RI(t)} R_I \tag{3.6}$$

$$VLf(t) = Lf \frac{dIRI(t)}{dt}$$
 (3.7)

where IRI(min) is the minimum load current, and can be calculated as follows:

$$IRI(min) = IRI(ave) - \frac{1}{2} \Delta IRI$$
 (3.8)

where IRI(ave) and  $\Delta IRI$  are the average load current, and the ripple load current. They are given by:

$$IRI(ave) = \frac{t2 \ Finv \ V_s}{Ri}$$
 (3.9)

$$\Delta IRI = \frac{(V_s - t_2 Finv V_s)}{L_f} t_2$$
 (3.10)

where Finv is the switching frequency of the inverter switches S1 and S2. The time t2 can be computed from:

$$t2 = \frac{Dso}{Fso}$$
 (3.11)

where Fso and Dso are the switching frequency and the duty cycle of the dc bus switch So. At t2, the voltage across Co is given by:

$$V_{co(02)} = V_s$$
 (3.12)

at the same moment t2, the current through the switches S1 and 22, has already reached a maximum value and is given by:

$$Isi(max) = Is2(max) = \left( ILm + IRi \right) \Big|_{t2}$$
 (3.13)

Mode (b): The equivalent circuit is given in Fig. 3.4. At t=t2, the switch So is gated off, whereas the capacitor Co sources the dc bus switch current Iso. In this mode the current Iso can be considered as a constant current source. The voltage across Co as a function of time is given by:

$$Vco(t) = -\frac{Iso(t)|_{t2} t}{Co} + Vco(o2)$$
 (3.14)

This mode ends at t3, when the capacitor Co is discharged to zero:

$$V_{CO(03)} = 0$$
 (3.15)

whereas the voltage across Lm is also equal to zero:

$$V_{Lm(03)} = 0$$
 (3.16)

this moment to can be calculated as follows:

$$t_3 = \frac{C_0 \ V_s}{|I_{s0}|_{t_2}} + t_2$$
 (3.17)

Mode (c): The equivalent circuit of this mode is illustrated in Fig. 3.5.

The voltages across Co or Lm is zero. The currents through the inverter switches are clamped at the maximum values of:

Isi= Isz= 
$$\frac{1}{2} \left( |I_{Lm} + I_{R1}| \right) \Big|_{t2}$$
 (3.18)

whereas the currents through D1 and D2 are given by:

IDI= ID2= 
$$\frac{1}{2}$$
 ( ILm + IRI ) | t2 (3.19)

In the load circuit, the current IRI begins decreasing and freewheeling through Dr1 and is given by:

$$IRI(t) = IRI \Big|_{t2} e^{-\frac{R_1}{L_f}} t \qquad (2.20)$$

This mode ends at t=t4, when the inverter switches S1 and S2 are turned off at zero voltage condition having zero turn-off losses. The time t4 can be calculated as follows:

$$t_{4} = \frac{D_{51/2}}{F_{51/2}} \tag{3.21}$$

where Dsi/2 and Fsi/2 are the duty cycle and the switching frequency of the inverter switches.

Mode (d): The equivalent circuit of this mode is depicted in Fig. 3.6. At t4, all the switches So, S1 and S2 are off. The voltage across Lm equals zero. The current through Lo, which has the initial maximum value of (ILm+IRI) | t2, begins charging Co. This current flows through D1 and D2 back to the dc bus. As a function of time, this current is given by:

$$ILO(t) = ILO(max) cos (\omega_r t)$$
 (3.22)

where,

$$ILO(max) = \left( ILm + IRI \right) \Big|_{t2}$$
 (3.23)

$$\omega_{r} = \frac{1}{\sqrt{\text{Lo Co}}}$$
 (3.24)

In the load circuit, the current IRI undergoes a commutating period from Dr1 to Dr2. The currents IDr1 and IDr2 as function of time are given by:

$$IDri(t) = \frac{-|R||_{t4} t}{t5-t4} + |R||_{t4}$$
 (3.25)

$$IDr2(t) = \frac{IR1 \int_{t_4} t}{t_5 - t_4}$$
 (3.26)

where,

$$|\operatorname{IRI}|_{t4} = |\operatorname{IRI}|_{t2} e^{-\frac{|\operatorname{RI}|}{|\operatorname{Lf}|}} t4$$

The voltage across Co as a function of time is given by:

$$Vco(t) = \frac{1}{Co} \int_{0}^{t} ILo(t) dt$$
 (3.27)

This time interval ends at t=t5, at which time  $l_{L0} = l_{Lm} |_{t2}$ . The time t5 can be calculated as follows:

$$t5 = \frac{\pi}{\omega_r \ 180} \cos^{-1} \left( \frac{I_{Lm}|_{t3}}{(I_{Lm} + I_{R1})|_{t3}} \right) + t4$$
 (3.28)

at this time,

IDri= 0 and IDr2= 
$$IRi \Big|_{t_4} = IRi \Big|_{t_5}$$

at the same time, the voltage across Co is given by:

$$V_{CO(05)} = \frac{1}{C_0} t_4 \int_{0.05}^{15} I_{LO(1)} dt$$
 (3.29)

Mode (e): The equivalent circuit is shown in Fig. 3.7: At ts, the current ILm, which can be considered constant continues charging Co. The voltage across Co is given by:

$$V_{CO(t)} = \frac{I_{Lm} |_{t2} t}{C_0} + V_{CO(05)}$$
 (3.30)

whereas the voltage across Lm is given by:

$$V_{Lm(t)} = -V_{CO(t)} \tag{3.31}$$

This time interval ends at t=t6, when the voltages across Co and Lm are:

$$V_{c0(06)} = V_{s}$$
 (3.32)

$$V_{Lm(06)} = -V_s$$
 (3.33)

The time to, can be calculated as follows:

$$t_{6} = \frac{Co \left(V_{s} - V_{c}(05)\right)}{I_{Lm}} + t_{5}$$
 (3.34)

Mode (f): The equivalent circuit is presented in Fig. 3.8. The dc bus switch So is gated on at zero voltage. The current ILm is shifted to the antiparallel diode Do of the dc bus switch So. Thus the rest energy of Lm is transferred to the source until t=t7, at which time ILm=0. In the load circuit, IRI keeps freewheeling through Dr2, and decreasing towards the minimum value IRI(min) which is given by Equation (3.8).

At t=t7 the end of the switching cycle, the voltage and the current through  $L_m$  reach zero. In order to sin.plify the calculation of the time t7, the current  $|L_m|_{t2}$  is considered constant during the time interval t2 $\rightarrow$ t6. In other words, the energy transferred from  $L_m$  to  $C_0$  is considered negligible. Hence the time t7 can be computed from:

$$t7 = \frac{Lm |Lm|_{t2}}{V_s} + t_6$$
 (3.35)

# 3.5 Design GuideLines

In this section, design guidelines for selecting the converter component values will be provided. In particular, Lo and Co will be designed to yield soft switching condition for the inverter switches. The output power Po, the input voltage  $V_8$ , the switching frequency of the inverter switches  $F_{Inv}$ , and the switching frequency of the dc bus switch  $F_{80}$ , are the key converter design parameters.

-The maximum achievable duty cycles of the dc bus switch, and for the inverter switches are given by:

$$D_{so(max)}=1-[(t6-t2)-(t4-t3)]$$
 Finv (3.36)

$$D_{\text{inv(max)}} = \frac{t_4}{t_7 - (t_4 - t_3)}$$
 (3.37)

-The output filter Lf is chosen according to the acceptable ripple current ΔIR1. From (3.10) Lf can be given by:

$$L_{f} = \frac{(1 - t_2 F_{Inv})}{\Delta I_{RI}} \quad V_s t_2 \tag{3.38}$$

where t2 is given by (3.11).

-The magnetizing inductor of the transformer Lm is selected from (3.2):

$$L_{m} = \frac{V_{s}}{\frac{\Delta I L m}{\Delta t}}$$
 (3.39)

where,

$$\Delta t = t7 - t4 \le \frac{Tinv}{2}$$
 and  $Tinv = \frac{1}{Finv}$ 

-The dlLo/dt limiting inductor Lo is selected to produce smooth current rise through the inverter switches. If dlLo/dt is chosen in the range 60-100 (A/μs), the turn-on losses are nearly zero. The switch dlLo/dt is given by:

$$\frac{dLo}{dt} = \frac{Vs}{Lo}$$
 (3.40)

An additional variable in choosing Lo and Co is the time interval (t5-t4) Equation (3.28), during which the charging current through Co goes from the value of  $(I_{Lm} + I_{Ri})|_{t2}$  to the value of  $I_{Lm}|_{t2}$ .

-The dc bus parallel capacitor Co is designed to provide a soft turn-off switch condition assisted by the dc bus switch So. At the worst case, when the load current equals zero, Co is designed as follows:

$$Co = \frac{I_{Lm}|_{t2}}{\frac{dv}{dt}}$$
 (3.41)

where,

$$|L_m|_{t2} = \frac{V_s}{L_m} \quad t2 = \frac{V_s}{L_m} \quad \frac{D_{so}}{F_{so}}$$

and at rated load condition Co will be:

$$Co = \frac{Is \circ |_{t^2}}{\frac{dv}{dt}}$$
 (3.42)

where.

$$|\operatorname{Iso}|_{t2} = (|\operatorname{ILm} + |\operatorname{IRI})|_{t2} = (|\operatorname{ILm}|_{t2} + \frac{|\operatorname{Dso}|}{|\operatorname{Fso}|} \operatorname{Fin} \frac{|\operatorname{Vs}|}{|\operatorname{RI}|})$$

and,

$$Ri = \frac{V_0^2}{P_0} = \frac{\left(\frac{Dso}{Fso} Finv V_{\bullet}\right)^2}{P_0}$$

# 3.6 Design Example

The design example presented in this section will use the equations in section 3.5 to provide guidelines for component selection. It will present the calculated values for the dc bus capacitor Co, the di/dt limiting inductor Lo, the magnetizing inductance of the high frequency isolating transformer Lm and the output filter Lr of the converter shown in Fig. 3.1. The design is performed with the following assumptions:

output power	Po= 5 (Kw)
input voltage	$V_{s}=300 (V)$
maximum dc bus switch duty cycle	Dso= 0.84
maximum inverter switches duty cycle	Dinv= 0.48
dc bus switching frequency	Fso= 40 (KHz)
inverter switching frequency	Finv= 20 (KHz)
ripple output current	ΔIRI= 3.75 % IRI(ave)
current-increase rate through Lm	$\Delta I_{Lm}/\Delta t = 1 (A/\mu s)$
current-increase rate through Lo	dIL <sub>0</sub> /dt= 75 (A/μs)
charging rate of Co, at no load	dv/dt= 400 (V/μs)

The equations given in section 3.5 and the above assumptions have been used to calculate the converter component values. The results are given bellow:

output filter Lr= 1 (mH)

magnetizing inductance Lm= 0.3 (mH)


dlLo/dt limiting inductance Lo= 4 ( $\mu$ H)

dc bus capacitor Co= 0.05 ( $\mu$ F)

The value of Co computed above is selected according to no load condition, where  $dv/dt = 400 \ (V/\mu s)$ . At rated load condition, dv/dt will be increased to the value of 1300  $(V/\mu s)$  which is still acceptable. Thus, the selected Co value designed by using Equation (3.41), results in nearly zero turn-off losses of the inverter switches from no load to full load Conditions.


### 3.7 Simulation Results

In this section, the converter parameters and the converter component values obtained in the previous section, have been used and tested at different duty cycles. Pspice package described in reference [18] was utilized to simulate the performance of the examined dc-dc topology shown in Fig. 3.1 and to prove the results predicted thus far in this chapter. In particular, Figs. 3.9 (a) to 3.9 (h) show part of the simulation results. The obtained modes of operation are as theoretically predicted, especially the zero losses switching behaviors of the dc bus switch and of the inverter switches.




Vgso= 5 (V)/div,  $t= 10 (\mu s/div)$ 

Fig. 3.9 (a) The Gating Signal of Switch So




 $V_{CO} = 200 \ (V/div), t = 10 \ (\mu s/div)$ 

Fig. 3.9 (b) The Voltage Across Co




Vgs1/2=5 (V/div), t=10 ( $\mu$ s/div)

Fig. 3.9 (c) The Gating Signals of the Switches  $S_1$  and  $S_2$ 




Vso= 50 (V)/div, Iso= 13.8 (A)/div,  $t= 10 (\mu s)/div$ 

Fig. 3.9 (d) The Voltage and the Current Through So




 $lco= 10 (A)/div, t=10 (\mu s)/div$ 

Fig. 3.9 (e) The Current Through the Capacitor Co




 $V_{S1/2}=50 \ (V)/div, \ ls_{1/2}=13.8 \ (A)/div, \ t=10 \ (\mu s)/div$ 

Fig. 3.9 (f) The Current and the Voltage Through  $S_1/S_2$ 



Vlm = 100 (V)/div, Ilm = 8.4 (A)/div,  $t = 10 (\mu s)/div$ 

Fig. 3.9 (g) The Current and the Voltage Through Lm




IDr1= IDr2= 9.3 (A)/div, t=  $10 (\mu s)/div$ 

Fig. 3.9 (h) The Currents Through Dr1 and Dr2


## 3.8 Experimental Results

This section is provided to establish the feasibility of the improved PWM dc-dc converter Fig. 3.1 and to verify the analytical and simulated results. A 1 Kw laboratory unit operating at 20 KHz switching frequency was built and tested successfully. This unit has used the same converter parameters and component values obtained in section 3.6.


Key experimental results corresponding to the predicted and simulated ones are shown in Fig. 3.10. In particular, Figs. 3.10 (a) and 3.10 (b) show that as predicted the actual switching losses for the dc bus switch So are nearly zero. The same conclusion applies to Figs. 3.10 (c), 3.10 (d) and 3.10 (e), which show the voltage and current for one of the inverter switches (e.g. switch S1).




Vso= 66 (V)/div, Iso= 8 (A)/div, t= 5 ( $\mu$ s)/div Fig. 3.10 (a) The Voltage and the Current Through So




Vso= 66 (V)/div, Iso= 8 (A)/div, t= 1 ( $\mu$ s)/div Fig. 3.10 (b) The Turn-off Period of the Switch So




 $V_{S1/2}=50$  (V/div),  $I_{S1/2}=4.76$  (A/div), t=5 ( $\mu$ s/div) Fig. 3.10 (c) The Voltage and the Current Through S1



 $V_{S1/2}=50$  (V)/div,  $I_{S1/2}=4.76$  (A)/div, t=1 ( $\mu$ s)/div Fig. 3.10 (d) The Turn-off Period of the Switch Si




 $V_{S1/2}=50$  (V)/div,  $I_{S1/2}=4.76$  (A)/div, t=1 ( $\mu$ s)/div Fig. 3.10 (e) The Turn-on Period of the Switch Si



 $Vco=66 (V)/div, t=5 (\mu s)/div$ 

Fig. 3.10 (f) The Voltage Across the Capacitor Co



Vlm = 66 (V)/div, Ilm = 2.26 (A)/div,  $t = 5 (\mu s)/div$ 

Fig. 3.10 (g) The Voltage and the Current Through Lm

## 3.9 Conclusions

A detailed analysis and design procedure for the dc bus commutated half-bridge forward PWM, dc-dc converter Fig. 3.1 have been provided in this chapter. The effective use of the dc bus commutating subcircuit topology No. (1) Fig. 2.13, implemented in the analyzed topology Fig. 3.1, has yielded zero-voltage switching condition for the inverter switches as well as for the dc bus switch.

Thus, the resulting half-bridge topology Fig. 3.1 can be used to convert low power at high switching frequency with nearly zero switching losses. Theoretical results have been verified experimentally on a 1 Kw 20 KHz laboratory prototype. The next chapter will be devoted to study the implementation of the second proposed dc bus commutating topology shown in Fig. 2.14, for a full-bridge dc/dc converter.

#### CHAPTER 4

#### ANALYSIS AND DESIGN OF

# A FULL-BRIDGE DC BUS SOFT COMMUTATED PWM DC/DC CONVERTER

In this chapter, the implementation of the proposed dc bus commutating subcircuit topology No. (2) shown in Fig. 2.14, with additional load current commutation subcircuit in a full-bridge PWM dc/dc converter topology is treated in detail. In particular, the following sections are devoted to explore the operation and performance of the resulting dc bus commutated full-bridge converter shown in Fig. 4.1.

In section 4.1, an introduction about the advantages obtained by the implementation of the proposed commutating subcircuit is provided

In section 4.2, a complete identification of all modes of operation, including the inverter switching conditions are addressed.

In section 4.3, a complete mathematical analysis of all modes of operation is presented.

In section 4.4, design guidelines to select the component values are provided.

In section 4.5, a design example using the equations obtained in the previous section is presented.

In section 4.6, simulation results of the key currents and voltages are obtained. In particular, the switching behavior of converter switches is examined.

In section 4.7, experimental results are provided to prove that operation under zero-voltage zero-current switching conditions is indeed achieved.

In section 3.8, conclusions of this chapter are provided.

#### 4.1 Introduction

A full-bridge PWM dc/dc converter topology using the proposed dc bus commutating subcircuit shown in Fig. 2.14 to accomplish zero-voltage switching condition. In addition, the converter utilizes a load current commutating subcircuit consisting of L and C elements to yield zero-current switching condition. The resulting full-bridge pwm dc/dc converter is shown in Fig. 4.1.

The above mentioned topology can be used in medium power applications, and at high switching frequencies. Zero switching losses for the inverter switches, and for the dc bus switch are achieved under rated to nearly no load operating conditions. As compared to other topologies which incorporate the dc bus commutation approaches described in [13,14], the proposed topology has the following advantages:

- i) Only one subcircuit is required to commutate all inverter switches at zero-voltage.
- ii) Increased reliability due to lower switching stresses.
- iii) Decreased circuit complexity resulting from reduced parts count, and
- iv) The dc bus switch can be used to isolate and protect the inverter from the dc bus under adverse system operating conditions.

The proposed full-bridge pwm dc/dc converter topology shown in Fig. 4.1 consists three sections:

- 1) The dc bus which includes the input dc voltage Vs, the dc bus commutating subcircuit which in turn consists of a switch So, capacitors C1 and C2, an inductor Ls and diodes D1, D2 and D3.
- 2) The inverter section including switches S1, S2, S3 and S4, the load current commutation section which in turn includes capacitor Cc and inductor Lc, which represents the leakage inductance of the high frequency transformer T.

3) The rectifier section consisting of the diodes Dr1, Dr2, Dr3 and Dr4, and filter inductor Lf connected to the Load represented by resistor R1.




Fig 4.1 A Full-Bridge Dc Bus Commutated PWM Dc/Dc Converter

# 4.2 Modes of Operation

In this section all modes of operation of the proposed topology shown in Fig. 4.1 are defined. It is shown that the system operates in six distinct modes during a switching cycle. These modes are a, b, c, d, e and f. The performance of the circuit in each mode is next explained.

Mode (a): The equivalent circuit of this mode is shown in Fig. 4.2. Initially at ti=0, the switches So, Si and S4 are on and S2 and S3 are off. The current Iso through So is the sum of two currents described in items 1 and 2 below:

- 1) The load current II passes through So, Si, Cc, Dri, Ri, Lf, Dr4, Lc, S4 and the voltage source Vs. The inductor Lc limits di/dt through the inverter switches, forcing the current to increase linearly from zero towards a minimum value. This current charges the commutating capacitor Cc which has an initial negative steady state value Vcc(01), to the value Vcc(02) at tz which is still negative.
- 2) The resonant dc bus subcircuit current Isn transfers the stored energy in C1 from the previous mode to C2 through S0, D2 and Ls. At  $t2=\pi/\omega_s$  this period ends, at which moment the capacitor C1 is completely discharged to zero and the capacitor C2 is charged to the value of:

$$V_{C2} = \frac{C_1}{C_2} (V_5 + V_{Cc(01)}) - V_{Cc(01)}$$




Fig. 4.2 The Equivalent Circuit of Mode (a), Topology Fig. 4.1, t1-t2

Mode (b): The equivalent circuit is depicted in Fig. 4.3. At t2, the current through the dc bus switch So is equal to the load current II. This

current passes through So, S1, Cc, Dr1, R1, Lf, Dr4, Lc, S4 and the voltage source Vs. It keeps increasing linearly until to the end of this mode. The voltage across the capacitor Cc also keeps increasing linearly from the negative value Vcc(02) to the positive value Vcc(03).




Fig. 4.3 The Equivalent Circuit of Mode (b), Topology Fig. 4.1, t2-t3

Mode (c): The equivalent circuit of this mode is depicted in Fig. 4.4. At t3, the dc bus switch So is turned off and the capacitor C1 begins sourcing the load current I1 which can be considered constant. This current passes through D1, S1, Cc, Dr1, R1, Lf, Dr4, Lc, S4 and Vs. The charging rate of C1 controls dv/dt across S0 resulting in zero-voltage S0 turn-off condition. This mode ends at t4, at which moment the input dc voltage Vs minus the capacitor C1 voltage equals the voltage across C2, Vs - Vc1(04)= Vc2(02).




Fig. 4.4 The Equivalent Circuit of Mode (c), Topology Fig. 4.1, t3-t4

Mode (d): The equivalent circuit is illustrated in Fig. 4.5. At t4, the C1 voltage equals C2 voltage. This condition forces C1 and C2 to temporarily share the load current I1 which can be considered constant. This current I1, keeps charging the capacitor Cc until t5. At this moment, the voltage across Cc reaches Vcc(05) which is equal to C2 capacitor voltage or to the input dc voltage Vs minus C1 voltage, Vcc(05)= Vc2= Vs - Vc1. While the currents through C1 and C2 as well as the inverter output voltage fall to zero.




Fig. 4.5 The Equivalent Circuit of Mode (d), Topology Fig. 4.1, t4-t5

Mode (e): The equivalent circuit of this mode is shown in Fig. 4.6. At ts, lc1= lc2= 0, while the current in the inverter circuit Icc begins freewheeling. Half of Icc freewheels through S1, Cc, Lc and the S3 antiparallel diode. Whereas, the other half freewheels through S4, Cc, Lc and the S2 antiparallel diode. While this current freewheels it decreases toward zero at a rate dictated by Vcc(05)/Lc. At t6, the current Icc becomes zero and the voltage across Cc reaches the maximum positive value Vcc(06).

Mode (f): The equivalent circuit of this mode is shown in Fig. 4.7. At to, the Co Voltage, Vcc(06) is slightly larger than the C2 voltage Vc2(05) or than the input dc voltage Vs minus C1 voltage, Vc1(05): Vcc(06) > Vc2(05) or Vcc(06) > Vs-Vc1(05).




Fig. 4.6 The Equivalent Circuit of Mode (e), Topology Fig. 4.1, t5-16

This condition forces Cc to discharge via Lc and the antiparallel diodes of Si and S4 to the value of Vcc(07), sending current back to the dc bus. This current will charge C2 to Vc2(07) and discharge C1 to Vs-Vc1(07).

It should be noted that the value Vcc(07) will be the initial voltage of Cc at the beginning of the negative half cycle. Therefore, it is equal to the absolute initial value Vcc(01). Since the Cc discharging current passes through the S1 and S4 antiparallel diodes, the switches S1 and S4 can now be turned off at zero-voltage zero-current condition, thus yielding zero turn-off switching losses.




Fig. 4.7 The Equivalent Circuit of Mode (f), Topology Fig. 4.1, t6-t7

In the rectifier circuit and during the time interval t3-t7, the load

current begins freewheeling and decreasing toward its minimum value which is dictated by R1 and Lr. This current flows through R1, Lr, Dr1, Dr2, Dr3 and Dr4. The equivalent load circuit in this time interval is shown in Fig. 4.8. By now, all modes of operation through the positive half cycle have been defined and the modes in the negative half cycle can be defined and analyzed in similar manner.




Fig. 4.8 The Equivalent Load Circuit, Topology Fig. 4.1, t3-t7

## 4.3 Circuit Analysis

Here, the analytical expressions describing all modes of operation of the proposed converter topology Fig. 4.1 are presented. The expressions for currents and voltages, during all subsequent modes of operation, are obtained by assuming the following:

- i) All the converter components are ideal.
- ii) The input voltage is a stiff dc.
- iii) The commutating subcircuit inductor L. is air cored, and
- iv) The turns ratio of the high frequency isolating transformer is one.

Mode (a): The equivalent circuit is shown in Fig. 4.2. The current through So, as a function of time, Iso(t) is given by:

$$Iso(t) = Isi(t) + Isn(t)$$
 (4.1)

where,

Isi(t)= Is4(t)= Ii(t)= Icc(t)
$$-t$$
= e [Bi cos( $\omega$ it) + B2 sin( $\omega$ it)]

and,

$$Isn(t) = \frac{V_s + 2 \ V_{Cc(01)}}{L_s \ \omega_s} \ sin(\omega_s t)$$
 (4.3)

and where,

$$\omega_1 = \sqrt{\omega_0^2 - \xi^2}$$

$$B_1 = I_1(min) \qquad \text{and} \qquad B_2 = \frac{\frac{d I_{S1}}{dt} \Big|_{t1} + \xi B_1}{\omega_1}$$

$$\xi = \frac{R_1}{2(L_1 + L_2)}$$
 and  $\omega_0 = \frac{\frac{dIs_1}{dt}|_{t_1} + \xi B_1}{\omega_1}$ 

$$\frac{dIs_1}{dt}\Big|_{t_1} = V_s - V_{Cc(01)} - I_{1(min)} R_1$$

$$\omega_s = \frac{1}{\sqrt{L_s \text{ Geq1}}} \quad \text{and} \quad \text{Ceq1} = \frac{C_1 C_2}{C_1 + C_2}$$

Vcc(01) and I1(min) will be calculated at the end of this section. At t1=0, the voltages across C1 and C2 are given by:

$$V_{C1(01)} = V_s + V_{Cc(01)}$$
 (4.4)

$$Vc2(01) = Vcc(01)$$
 (4.5)

The capacitor C<sub>1</sub> could be considered as a voltage source since it begins to transfer its stored charge to C<sub>2</sub>. The transferred charge can be calculated as follows:

$$Q = C_1 \ Vc_1 = C_2 \ Vc_2$$
 (4.6)

whereas the C1 and C2 voltages as functions of time can be given by:

$$Vc_{1}(t) = -\frac{1}{C_{1}} \int_{0}^{t} Isn(t) dt + Vc_{1}(0)$$
 (4.7)

$$Vc2(t) = \frac{1}{C2} \int_{0}^{t} Isn(t) dt + Vc2(01)$$
 (4.8)

and the voltage across Cc is given by:

$$Vcc(t) = \frac{1}{Cc} \int_{0}^{t} Isi(t) dt + Vcc(01)$$
 (4.9)

At the end of this mode, when  $t=t2=(\pi/\omega_{\rm B})$  and Isn=0 the voltages across C1, C2 and Cc are:

$$Vc1(02) = 0$$
 (4.10)

$$V_{C2(02)} = \frac{C_1}{C_2} (V_8 + V_{Cc(01)}) - V_{Cc(01)}$$
 (4.11)

$$V_{Cc(02)} = \frac{1}{C_c} \int_{t_1}^{t_2} I_{S1(t)} + V_{Cc(01)}$$
 (4.12)

Mode (b): The equivalent circuit is illustrated in Fig. 4.3. The dc bus switch current Iso as a function of time is given by:

Iso(t)= 
$$e^{-\xi t}$$
 [ B<sub>1</sub> cos( $\omega_1 t$ ) + B<sub>2</sub> sin( $\omega_1 t$ ) ] (4.13)

It is also given by:

$$Iso(t) = Isi(t) = Is4(t) = Icc(t) = Ii(t)$$
 (4.14)

This current reaches the maximum value at t3, the end of this mode. The time

to is given by:

$$t_3 = \frac{Dso}{Fso} \tag{4.15}$$

where Dso and Fso are the duty cycle and the switching frequency of the dc bus switch So. The voltage across Cc at t3 will be:

$$V_{Cc(03)} = \frac{1}{C_c} t_2 \int_{t_2}^{t_3} I_{Cc(t)} dt + V_{Cc(02)}$$
 (4.16)

The voltages across C1 and C2 keep their previous values which are:

$$Vc_1(03) = Vc_1(02) = 0$$
 (4.17)

$$V_{C2(03)} = V_{C2(02)} = \frac{C_1}{C_2} (V_{\text{t}} + V_{Cc(01)}) - V_{Cc(01)}$$
 (4.18)

Mode (c): The equivalent circuit is depicted in Fig. 4.4. At t3, the dc bus switch is gated off and C1 carries the load current  $I_1|_{t3}$  which is considered a constant current source. This current is given by:

$$I_1|_{t3} = I_{S1}(t3) = I_{S4}(t3) = I_{Cc}(t3)$$
 (4.19)  
=  $e^{-\xi t3} [B_1 \cos(\omega_1 t3) + B_2 \sin(\omega_1 t3)]$ 

At t4, the voltage across Cc is:

$$V_{Cc(04)} = \frac{1}{C_c} I_1 \Big|_{t3} (t_4 - t_3)$$
 (4.20)

and the voltages across C1 and C2 are:

$$Vcl(04) = \frac{I_1 |_{t3}}{C_1} (t_4 - t_3) = V_8 - Vcc(04) = Vc2(02)$$
 (4.21)

$$Vc2(04) = Vc2(02)$$
 (4.22)

The time t4 can be calculated by using the following expression:

$$t_{4} = \frac{C_{1} \ Vc_{2}(02)}{I_{1}|_{t_{3}}} + t_{3}$$

$$= \frac{C_{1}}{I_{1}|_{t_{3}}} \left( \frac{C_{1}}{C_{2}} \left( V_{1} + Vc_{c}(01) \right) - Vc_{c}(0) \right) + t_{3}$$
(4.23)

Mode (d): The equivalent circuit is given in Fig. 4.5. At t4, C2 begins discharging and sharing the load current with capacitor C1. The currents through C1 and C2 can be calculated from the following two expressions:

$$Ici = Ii \Big|_{t3} \frac{\frac{1}{C2}}{\frac{1}{C1} + \frac{1}{C2}} = Ii \Big|_{t3} \frac{C1}{C1 + C2}$$
 (4.24)

Icz= II 
$$\Big|_{t3} = \frac{\frac{1}{C_1}}{\frac{1}{C_1} + \frac{1}{C_2}} = I_1 \Big|_{t3} = \frac{C_2}{C_1 + C_2}$$
 (4.25)

The voltages across C1 and C2 as functions of time are:

$$V_{C1(t)} = \frac{II|_{t3}}{C_1 + C_2} + V_{C1(04)}$$
 (4.26)

$$V_{C2(t)} = \frac{-|I|_{t3}^{t}}{|C_1|_{t}} + V_{C2(02)}$$
 (4.27)

At ts, the current Ic=Ic=0, whereas the voltage across Cc is given by the integral equation:

$$V_{Cc(05)} = \frac{1}{C_c} \int_{t_4}^{t_5} I_{Cc(t)} dt + V_{Cc(04)}$$
 (4.28)

whereas the voltages across C1 and C2 are given by:

$$V_{C1(05)} = \frac{I_1 \mid_{t3} (t_5 - t_4)}{C_1 + C_2} + V_{C1(04)} = V_{\bullet} - V_{Cc(05)}$$
 (4.29)

$$Ve2(05) = \frac{-11 |_{t3} (t5-t4)}{C_1 + C_2} + Ve2(02) = Vec(05)$$
 (4.30)

The instant ts can be calculated by:

$$t_5 = \frac{\pi}{\omega_2} + t_4$$
 (4.31)

where,

$$\omega_2 = \frac{1}{\sqrt{C_{eq2} L_c}}$$
 and  $C_{eq2} = \frac{(C_1 + C_2) C_c}{(C_1 + C_2) + C_c}$ 

Mode (e): The equivalent circuit is shown in Fig. 4.6. At ts, Ici=Ic2=O and the current through the Cc and Lc is given by:

Icc(t)= II(max) cos(
$$\omega$$
ct) -  $\frac{Vcc(05)}{\omega c Lc}$  sin( $\omega$ ct) (4.32)

where,

$$\omega_c = \frac{1}{\sqrt{Cc Lc}}$$
 and  $Ii(max) = Ii(t)|_{t3}$ 

The current through S1 or S4 is:

Isi(t)= Is4(t)= 
$$\frac{1}{2}$$
 Icc(t) (4.33)

Icc reaches zero at to, which can be calculated by:

$$t_{6} = \left[ \frac{\pi}{180 \ \omega_{c}} \ tg^{-1} \left( \frac{I_{1}(max) \ \omega_{c} \ L_{c}}{V_{Cc}(05)} \right) \right] + t_{5}$$
 (4.34)

whereas the voltage across Cc at to is given by:

$$V_{Cc(06)} = \frac{1}{C_c} t_5 \int_{t_5}^{t_6} I_{Cc(t)} dt + V_{Cc(05)} = V_{Cc(max)}$$
 (4.35)

While the voltages across C1 and C2 are keeping their previous mode values:

$$Vc1(06) = Vc1(05)$$
 (4.36)

$$Vc2(06) = Vc2(05)$$
 (4.37)

Mode (f): The equivalent circuit is illustrated in Fig. 4.7. At t6, and since the following condition exists, Vcc(06) > Vc2(05) or  $Vcc(06) > V_8$  - Vc1(05). The capacitor  $C_0$  begins to slightly discharge through  $L_0$  and the  $S_1$  and  $S_4$  antiparallel diodes back to the dc bus. This current Icc(t) will charge the capacitor  $C_2$  and discharge the capacitor  $C_1$ . As a function of time Icc(t) is given by:

$$Icc(t) = \left(\frac{Vcc(05) - Vcc(06)}{\omega_3 \left(L_c + L_b\right)}\right) \sin(\omega_3 t) \tag{4.38}$$

At t7, the end of this mode and the end of the first half switching, the current Icc(t) becomes zero. The time t7, can be calculated from:

$$t7 = \frac{\pi}{\omega_3} + t_6 \tag{4.39}$$

where,

$$\omega_3 = \frac{1}{\sqrt{\text{Leg Ceg3}}}$$
 and  $\text{Leq= Ls + Lc}$ 

Ceq3= 
$$\frac{\text{Ceq1 Cc}}{\text{Ceq1 + Cc}}$$
 and Ceq1=  $\frac{\text{C1 C2}}{\text{C1 + C2}}$ 

At the instant t7, the voltages across Cc, C1 and C2 are clamped at the values of:

$$V_{Cc(07)} = \frac{1}{C_c} \int_{t6}^{t7} I_{Cc(t)} dt + V_{Cc(06)} = |V_{Cc(01)}|$$
 (4.40)

$$Vc_{1}(07) = \frac{-1}{C_{1}} + {}_{6}\int^{t7} Ic_{c}(t) dt + Vc_{1}(06) = V_{s} - Vc_{c}(07)$$
 (4.41)

$$Vc2(07) = \frac{1}{C_2} \int_{t_6}^{t_7} Icc(t) dt + Vc2(06) = vcc(07)$$
 (4.42)

In order to determine the voltages and the currents through the converter topology, in all modes of operation the initial values Vcc(01) and II(min) have to be calculated. These two initial values will be calculated as follows:

-Vcc(01) calculation: In order to facilitate the calculation of Vcc(01), the load current II, in the time interval of t1 to t6 can be considered constant and is given by:

$$I_{1} = \frac{V_{s} D_{so}}{R_{1}}$$
 (4.43)

where Dso is the duty cycle of the dc bus switch So. The voltages across Cc through all modes of operation will be:

$$V_{Cc(02)} = \frac{1}{C_C} I_1 \frac{\pi}{\omega_s} + V_{Cc(01)}$$
 (4.44)

$$Vcc(03) = {1 \over Cc} I_1 Fso Dso + Vcc(01)$$
 (4.45)

where Fso is the switching frequency of the dc bus switch So.

$$V_{Cc(04)} = \frac{1}{C_c} II (t_4 - t_3) + V_{Cc(03)}$$
 (4.46)

$$= \frac{I_1}{C_c} \left[ \frac{C_1}{I_1} \left( \frac{C_1}{C_2} \left( V_s + V_{Cc(01)} \right) - V_{Cc(01)} \right] + V_{Cc(03)} \right]$$

$$V_{Cc(05)} = \frac{I_1}{C_c} \frac{\pi}{\omega 2} + V_{Cc(04)}$$
 (4.47)

$$V_{Cc(06)} = \frac{I_1}{C_c} \frac{\pi}{180 \omega_c} tg^{-1} \left( \frac{I_1 \omega_c L_c}{V_{Cc(05)}} \right) + V_{Cc(05)}$$
 (4.48)

$$V_{Cc(07)} = \frac{1}{C_c} \frac{\pi}{\omega_3} \frac{V_{Cc(05)} - V_{Cc(06)}}{\sqrt{2} \omega_3 (L_c + L_s)} + V_{Cc(06)}$$
(4.49)

The capacitor Ce initial voltage Vce(01) and all the other voltages across Ce, through all modes of operation can be determined from (4.44) to (4.49).

-II(min) calculation: The minimum load current II(min) can calculated from:

$$I_{I(min)}=I_{I}-\frac{1}{2}\Delta I_{I} \qquad (4.50)$$

where I<sub>I</sub> has been given in (4.43).  $\Delta$ I<sub>I</sub> is the ripple of the load current and is given by:

$$\Delta I_i = \frac{V_{Lf}}{L_f} \Delta t \tag{4.51}$$

where  $\Delta t$  is the on-time of the dc bus switch So and is given by:

$$\Delta t = \frac{Dso}{Fso} \tag{4.52}$$

and VLf is the voltage drop on the output filter Lf during the on-time of the dc bus switch, and is given by:

$$V_{Lf} = V_s - V_{Ri} = V_s - D_{SO} V_s = (1 - D_{SO}) V_s$$
 (4.53)

where VRI is the voltage drop on the load RI during the on-time of the dc bus switch. Using (4.50) to (4.53), II(min) will be:

$$I_{1(min)} = \frac{V_{s} D_{so}}{R_{1}} - \frac{D_{so} (1 - D_{so}) V_{s}}{2 L_{f} F_{so}}$$
(4.54)

## 4.4 Design Guidelines

In this section, guidelines for selecting the converter component values will be provided. In particular, the components of the dc bus commutating subcircuit C1, C2 and L2 will be designed to yield zero-voltage inverter switching condition. While the components of the load current commutating subcircuit, Cc and Lc will be designed to yield zero-current inverter switching condition.

The output power Pout, the input voltage Vs and the inverter switching frequency Finv are the key converter design parameters. In addition, the switching frequency of the dc bus switch should be equal to twice the operating frequency of the inverter switches. This condition should be satisfied since the dc bus switch should be on during most of the positive and the negative half cycles of the inverter output.

-The design of the output filter Lf: Lf is chosen according to the acceptable ripple current  $\Delta Ii$ . Lf can be calculated from Equations (4.51) to (4.53):

$$L_{f} = \frac{(1-Ds0) Ds0 V_{s}}{\Delta I_{1} Fso}$$
 (4.55)

The load current II can be considered constant by selecting Lf large enough.

This condition simplifies the analysis and the design procedures.

-The design of the load current commutating subcircuit, Cc and Lc: The capacitor Cc value should be selected as large as possible. A large Cc value decreases the voltage drop Vcc across Cc Equation (4.56), during So turn-on time.

$$V_{Cc} = \frac{1}{C_c} \text{ Il } t_3 = \frac{1}{C_c} \frac{Dso Vso}{R_1} \frac{Dso}{Fso}$$
 (4.56)

A small value of Vcc is necessary to achieve zero turn-off loss through the dc bus switch So. For example; Vcc= (10\to 20) % Vs forces C1 to charge to  $\frac{Vcc}{2}$  = Vs - (5\to 10) % Vs and C2 to discharge to  $\frac{Vcc}{2}$  = (5\to 10) % Vs resulting in nearly zero turn-off loss through the dc bus switch So.

The inductor Le value is selected to produce smooth current rise through the inverter switches. The switch dl/dt is given by:

$$\frac{dI}{dt} = \frac{Vcc(05)}{Lc} \tag{4.57}$$

If dI/dt is chosen in the range 20+30 (A/μs), the turn-on losses are nearly zero. An additional variable in choosing the Lc and Cc values is the time interval (t6-t5), in Figs. 4.9 and 4.10, during which the current in the inverter circuit decreases from its maximum value to zero according to Equation (4.34).

-The design of the dc bus commutating subcircuit  $C_1$ ,  $C_2$  and  $L_3$ : The capacitor  $C_1$  is designed to provide a smooth turn-off process through the dc bus switch. A  $dv/dt=150\rightarrow300$  ( $v/\mu$ s) results in nearly zero turn-off loss. Since the capacitor  $C_2$  returns the energy from  $C_1$  to the load through the commutating circuit, its value should be at least equal to that of  $C_1$  or larger. The values of  $C_1$  and  $C_2$  can be selected from Equations (4.29) and (4.30) by using the following expressions:

$$C_1 + C_2 = \frac{I_1(\max) (t_5 - t_4)}{V_{C1}(05) - V_{C1}(04)}$$
(4.58)

taking into consideration that:  $ts - t4 < \frac{Dso}{Fso}$ .

The inductor  $L_s$  is designed to limit the slope of the current Isn. A dIsn/d1 between 20-30 (A/ $\mu$ s) satisfies the requirement of nearly zero turn-on loss through the dc bus switch So. The inductor  $L_s$  can be selected from:

$$L_{s=} \frac{V_{s} + 2 \ V_{Cc(01)}}{\sqrt{2} \ \frac{dI_{Sn}}{dt}}$$
 (4.60)

It is also noted that the dc bus switch So and each diagonal pair of the inverter switches are turned on simultaneously. Moreover, each pair of inverter switches should be turned off after the dc bus switch So. The delay time should be at least equal (t6-t3), as illustrated in Fig. 4.9. This time is necessary to allow the capacitor C1 to charge to V8 - Vcc(05), C2 to discharge to Vcc(05) and the inverter current in the capacitor Cc to fall to zero. As a result, the maximum duty cycle of the dc bus switch So that can be achieved is given by:

$$Dso(max) = 1 - Fso (t_6 - t_3)$$
 (4.61)

#### 4.5 Design Example

The design example presented in this section will use the equations in section 4.4. It will provide guidelines for determining the component values of the dc bus commutating subcircuit, the load current commutating subcircuit and the output filter for the converter shown in Fig. 4.1. The design is performed with the following assumptions:

output power  $P_0 = 5 (kW)$ 

input voltage Vs= 250 (V)

inverter switching frequency Finv= 20 (KHz)

dc bus switching frequency Fso= 40 (KHz)

dc bus switch duty cycle Dso= 0.75

ripple output current  $\Delta I_1 = 4.5 \% I_1$ 

The maximum Cc voltage Vcc= 10 % Vs

current-increase rate through Le dli/dt= 25 (A/μs)

current-increase rate thi ough L<sub>s</sub> dIsn/dt= 29.4 (A/μs)

charging rate of C1 dv/dt= 89 (V/\mus)

The equations given in section 4.5 and the above assumptions were used to calculate the converter component values. The results are given bellow:

output filter L<sub>f</sub>= 0.001 (H)

current commutating capacitor  $C_c=5 (\mu F)$ 

current commutating inductor  $L_c= 2 (\mu H)$ 


dc bus commutating capacitor  $C_1 = 0.1 (\mu F)$ 

dc bus commutating capacitor  $C_2 = 0.2 (\mu F)$ 

dc bus commutating inductor  $L_s=6.8 (\mu H)$ 

#### 4.6 Simulation Results


In this section, the converter parameters and the component values obtained in the previous section, have been used and tested at different duty cycles. Spice package described in reference [18] was used to simulate the performance of the examined dc-dc topology shown in Fig. 4.1 and to prove the results predicted thus far in this chapter. Figs. 4.9 (a) to 4.9 (e) show the simulation results. The modes of operation obtained are as theoretically predicted especially the nearly zero losses switching behavior of the dc bus switch and of the inverter switches.



Iso: 5 A/div Vso: 50 V/div

Time: 10 µs/div


Fig. 4.9 (a) The Current and the Voltage Across Switch So, Topology Fig. 4.1



,Icl: 5 A/div

Time: 10 µs/div


Fig. 4.9 (b) The Current Through the Dc Bus Capacitor C1, Topology Fig. 4.1



Ic2: 5 A/div

Time: 10 µs/div

Fig. 4.9 (c) The Current Through the Dc Bus Capacitor C2, Topology Fig. 4.1




Icc: 8.9 A/div

Vsl: 90 V/div

Time: 10 µs/div

Fig. 5.9 (d) The Current and the Voltage Through S1,4, Topology Fig. 4.1




Icc: 8.9 A/div

Vcc: 2.75 V/div

Time: 10 µs/div


Fig. 4.9 (e) The Current and the Voltage Through Cc, Topology Fig. 4.1



Vso=Vsi=50 (V/div), Iso=Isi=5 (A/div), Time= 6.25 ( $\mu s/div$ )

Fig. 4.10 (a) The Current and the Voltage Through So, Topology Fig. 4.1


Fig. 4.10 (b) The Current and the Voltage Through S1,4, Topology Fig. 4.1



Ic1=Ic2=5 (A/div), time=6.25 ( $\mu$ s/div)

Fig. 4.10 (c) The Current Through the Capacitor C1, Topology Fig. 4.1

Fig. 4.10 (d) The Current Through the Capacitor C2, Topology Fig. 4.1



Vcc=3.25 (V/ $\mu$ s), Icc=5 (A/div), time=6.25 ( $\mu$ s/div)

Fig. 4.10 (e) The Current and the Voltage Through Cc, Topology Fig. 4.1

## 4.7 Experimental Results

This section is provided to establish the feasibility of the discussed full-bridge PWM dc-dc converter Fig. 4.1 and to verify the theoretical and simulation results. The same converter parameters and component values obtained in section 4.5 have been used. A 1 kw laboratory unit operating at 20 kHz switching frequency was built and tested successfully.

Key experimental results corresponding to the predicted and simulated ones are shown in Figs. 4.10 (a), (b), (c), (d), and (e). Particularly, Fig. 4.10 (a) shows that as predicted, the actual switching losses for the dc bus switch So are zero. The same conclusion applies to Fig. 4.10 (b), which shows the respective switching losses for one of the inverter switches (e.g. S1).

## 4.8 Conclusions

A detailed analysis and design procedure for the full-bridge PWM dc-dc converter, shown in Fig. 4.1 has been provided in this chapter. The effective use of the proposed dc bus commutating subcircuit topology No. (2) and the load current commutating subcircuit consisting of L and C elements has yielded zero-voltage zero-current switching conditions. Theoretical results have been verified experimentally on a 1 kw 20 kHz laboratory prototype.

Thus, the resulting full-bridge topology Fig 4.1 can be used to convert medium power at high switching frequencies with minimum switching losses. However, it has been found that the circuit complexity of the dc bus commutating subcircuit topology No. (2) implemented in the converter shown in Fig. 4.1, is relatively high. Therefore, the dc bus commutating subcircuit topology No. (1) implemented in chapter 3, will be applied for three-phase topology and will be treated in the following chapter.

#### CHAPTER 5

# ANALYSIS AND DESIGN OF A FULL-BRIDGE 3-PHASE DC BUS COMMUTATED PWM VOLTAGE SOURCE INVERTER

In this chapter, the implementation of the proposed dc bus commutating subcircuit topology No. (1) shown in Fig. 2.13, for thee-phase full-bridge PWM VSI is treated in detail. In particular, the following sections are devoted to explore the operation and performance of the resulting dc bus commutated PWM VSI topology, shown in Fig. 3.1.

In section 5.1, an introduction of the advantages obtained by the implementation of the proposed commutating subcircuit is provided.

In section 5.2, a PWM scheme utilized for the proposed inverter topology is described.

In section 5.3, a complete identification of all modes of operation with emphasis on the switching behavior of the dc bus switch and the inverter switches are presented.

In section 5.4, a complete mathematical analysis of all modes of operation is obtained.

In section 5.5, design guidelines to select the topology component values are provided.

In section 5.6, a design example using the equations obtained in the section 5.5 is presented.

In section 5.7, simulation results of the key currents and voltages are obtained. In particular, the switching behavior of the dc bus switch and the inverter switches is shown.

In section 5.8, conclusions are drawn pertaining to the subject matter discussed in this chapter.

# 5.1 Introduction

The purpose of this chapter is to present a new and simple method of realizing zero-voltage switching (ZVS) PWM three-Phase VSI. The proposed topology, shown in Fig. 5.1, applies the principle of zero-voltage dc bus commutation to achieve soft switching condition. This condition is achieved by the dc bus commutating subcircuit topology No. (1) Fig. 2.13, which consists of an interrupt dc bus auxiliary switch So and a dc bus parallel capacitor Co. Moreover, the proposed subcircuit when implemented for three-phase PWM VSI has the following direct advantages:

- i) It does not affect the operating conditions which are dictated by the pwm used. Therefore, minimum switch stresses and low switching losses are achieved while the advantages of the pwm scheme are maintained.
- ii) The power and control circuits are very simple, and
- iii) The commutation circuit can be used to isolate the inverter under adverse system operating conditions.

The proposed topology of zero-voltage dc bus commutated PWM three-phase VSI shown in Figure 5.1, consists of the following sections:

- 1) The dc bus commutation subcircuit includes the dc supply voltage Vin, the auxiliary switch So with the antiparallel diode Do and the dc bus parallel capacitor Co.
- 2) The inverter three phase circuit consisting of the six main inverter switches (S1→S6) with the antiparallel diodes (D1→D6).
- 3) The load circuit including the three-phase symmetrical inductive load represented by Ri and Li.

It is finally noted that proper operation of the inverter shown in Fig. 5.1 requires that the load has some finite line inductance and that all six




Fig. 5.1 A ZVS Dc Bus Commutated High-Frequency High-Power PWM VSI

inverter switches commutate at the same time (in order to charge up Co). This last requirement can be easily met by selecting the carrier ramp waveform (of the modulation scheme) as shown in Fig. 5.2 (a). For this reason the inverter PWM scheme is described next in greater detail.

# 5.2 Description of the PWM Scheme

The third harmonic injection SPWM technique proposed in reference [17] Fig. 5.2 (a), with modulation index near 1 has been applied in the proposed topology. The inverter pole switching functions for each phase of the inverter are shown in Figs. 5. 2 (b), (c), and (d) respectively. They are generated by comparing the reference voltages Vra, Vrb and Vrc, with common ramp carriers Vca, Vcb and Vcc. The gating signal for the dc bus interrupt switch So is depicted in Fig. 5.2 (e). This Figure demonstrates that the beginning of the turn-off intervals of the dc bus switch So are defined by the vertical edges of the ramp carrier waveforms.

In other words, immediately before the three phase inverter switches commutate simultaneously the dc bus switch turns off first. Consequently, the capacitor Co discharges to zero volts setting up the required zero-voltage turn-off condition for the inverter switches. When all six inverter switches are off, the load currents (aided by the line inductances) momentarily return to the dc bus thus charging Co up to dc bus voltage Vin.




Fig. 5.2 PWM Schemes and the Respective Switching Functions, Topology Fig. 5.1

# 5.3 Principles of Operation

In this section, the performance of the proposed dc bus commutation circuit is described. The ZVS environment for the inverter switches (S1+S6), and for the dc bus interrupt switch So is explained. All modes of operation of the proposed topology are defined. The three phase PWM inverter presented here operates in a similar manner during each switching period. To facilitate the description of modes of operation, Figs. 5.3 and 5.4 are shown. They demonstrate for a random switching period the switching times, voltages, and currents through the inverter switches. For each switching period, the topology has seven modes of operation with corresponding time intervals. These modes a, b, c, d, e, f and g will be defined and explained in detail aided by Figs. 5.3 and 5.4.

Mode (a): Initially, at ti=0 in Figs. 5.3 and 5.4, the switches S1, S5 and S6 are on and the switches S3, S2 and S4 are off. The voltage across the capacitor Co is equal to the dc supply voltage Vin. The load current Ia passes through the switch S1. Ic flows through S5. Ib, which is equal to the sum of Ia and Ic, goes through S6 and So. These currents increase linearly until t2.

Mode (b): At t2 in Figs. 5.3 and 5.4, the switch  $S_0$  is turned off at zero voltage condition since  $V_c(t2)=V_{\rm in}$ . The capacitor  $C_0$  begins discharging toward zero by sourcing the current  $I_{S_0}$ , while the switches  $S_1$ ,  $S_2$  and  $S_3$  are kept off until t3.

Mode (c): At t3 in Figs. 5.3 and 5.4, the capacitor Co is completely discharged and the dc bus voltage is equal to zero, hence a freewheeling period exists. The load is shortcircuited by the switches S1, S5 and S6 and by the switches S2, S4, and S3 antiparallel diodes D2, D4 and D3. S1 and D4 share the load phase current Ia, while S5 and D2 share the current Ic and S6 and D3




Fig. 5.3 The Switching Times during a Switching Period Topology, Fig. 5.1

- a) Shows the used PWM scheme.
- b) Depicts the gating signal for the dc bus switch So.
- c), (d), and (e) Illustrate the inverter switching functions.
- f) Depicts the dc bus voltage  $Vc_0$ .
- g) Shows the dc bus current Idc.

share the current Ib, which is equal to Ia+Ic. At any moment of this time interval the switches S1, S5 and S6 can be turned off and be commutated by S3, S4 and S2 at zero voltage condition, resulting in zero turn-off and turn-on losses.

Mode (d): At t4 in Figs. 5.3 and 54, the switches S1, S5 and S6 are turned off and S4, S2 and S3 are turned on at zero voltage condition. Since the three phase load is inductive, the load phase currents do not change their directions in the load circuit at this stage. Therefore, Ia passes through S4 antiparallel diode D4 and Ic flows through S2 antiparallel diode D2. The current Ib which is still equal to Ia+Ib, passes through S3 antiparallel diode D3 and immediately goes back to the dc bus and begins recharging the capacitor Co.

Mode (e): At ts in Figs. 5.3 and 5.4, the capacitor Co voltage reaches the dc supply voltage Vin. At this moment, the dc bus switch So can be turned on at zero voltage, yielding a zero turn-on loss. At the same moment, the current Ib continues passing through the dc bus in the negative direction through the switch So antiparallel diode Do, to the dc supply voltage source until t=t6.

Mode (f): At to in Figs. 5.3 and 5.4, the switches S3 and S2 are turned off and S6 and S5 are turned on, whereas switch S1 is kept off and S4 is kept on. This commutation is lossless since it takes place at zero voltage condition. This condition exists, because the commutated currents Ib and Ic were in negative direction passing through S3 and S2 antiparallel diodes D3 and D2. At the moment of this commutation, Ia still passes through S4 antiparallel diode D4 and Ib flows through the switch S6. The current Ic which is now equal to the dc bus switch current Is0, passes through the switch S5.




Fig. 5.4 Switch Currents and Voltages in a Switching Period Topology, Fig. 5.1

Mode (g): At t7 in Figs. 5.3 and 5.4, the switches S5 and S6 are kept on and S2 and S3 are kept off, while the switch S4 is turned off and switch S1 is turned on. Again, this commutation is lossless because the commutated current Ia was passing through S4 antiparallel diode D4, creating zero voltage turn-off condition. At the moment of this commutation, Ia passes through the switch S1, Ib and Ic still flow through the switches S6 and S5 respectively. By now, all modes of operation through one switching period have been defined. The other switching periods can be defined and analyzed in a similar manner.

## 5.4 Circuit Analysis

Here, the analytical expressions describing all modes of operation of the examined inverter topology Fig. 5.1 are presented. Expressions for the currents and the voltages during all subsequent modes of operation are obtained by assuming the following:

- i) All the circuit components are ideal.
- ii) The supply voltage Vin is a stiff dc type, and
- iii) The three-phase load is balanced.

Mode (a): At ti in Figs. 5.3 and 5.4, the current through the dc bus switch So and through So as a function of time is given by:

Iso(t)= Idc(t)= Is6(t)= 
$$\frac{V_{1n}}{r}$$
 (1 - e<sup>-1</sup> t) (5.1)

where,

$$r = \frac{3}{2} R_1$$
 and  $l = \frac{3}{2} L_1$ 

and the currents through S1 and S5 are:

$$Isi(t) = Iss(t) = \frac{1}{2} Iso(t) = Iria(t) = Iric(t)$$
 (5.2)

The resistive phase (A) or (C) voltage can be obtained from:

$$VR(a,c)(t) = \frac{1}{3} Vin (1 - e^{-\frac{r}{1}} t)$$
 (5.3)

and the inductive phase (A) or (C) voltage is given by:

$$V_{L(a,c)(t)} = \frac{1}{3} V_{in} e^{-\frac{\Gamma}{1} t}$$
 (5.4)

While the resistive phase (B) voltage can be calculated from:

$$V_{Rb(t)} = \frac{2}{3} V_{in} (1 - e^{-\frac{r}{1}t})$$
 (5.5)

and the inductive phase (B) voltage is obtained from:

$$V_{Lb(t)} = \frac{2}{3} V_{in} e^{-\frac{r}{1}t}$$
 (5.6)

Mode (b): At t2 in Figs. 5.3 and 5.4, the dc bus switch So is turned off and the capacitor Co begins sourcing the Current Iso. In this mode the current Iso can be considered constant. The voltage across Co as a function of time is given by:

$$V_{Co(t)} = -\frac{I_{So(t)}|_{t2} t}{C_0} + V_{Co(2)}$$
 (5.7)

where,

$$V_{Co(2)} = V_{Co(1)} = V_{In}$$

This mode ends at time to when the capacitor C₀ is completely discharged to zero. The time to can be calculated from:

$$t3 = \frac{Co}{|Iso|_{t2}} V_{in} + t2$$

where t2 is the turn-off moment of the switch So.

Mode (c): At to in Figs. 5.3 and 5.4, the de hus voltage equals zero and a freewheeling period exists. The currents through the inverter circuit are given by:

$$I_{S1(t)}=I_{D4(t)}=\frac{1}{2}I_{a(t3)}$$
 (5.9)

$$I_{SS(t)} = I_{D2(t)} = \frac{1}{2} I_{C(t3)}$$
 (5.10)

Is6(t)= ID3(t)= 
$$\frac{1}{2}$$
 Ib(t3)=  $\frac{1}{2}$  (Ia(t3) + Ic(t3)) (5.11)

Mode (d): At t4 in Figs. 5.3 and 5.4, the switches S1, Ss and S6 are turned off and the switches S4, S2 and S3 are turned on at zero-voltage condition. The currents through the inverter circuit are given by:

$$Isi= 0 \qquad and \qquad Id4= Ia \qquad (5.12)$$

Iss= 0 and Ids= Ic 
$$(5.13)$$

Is 
$$6=0$$
 and Idc= Id3= Ib= Ia + Ic (5.14)

At t4, immediately Ib 1 given by Equation (5.11) begins recharging the dc bus capacitor Co. In this mode, the currents Ia, Ib, and Ic can be considered constant. The voltage across Co, as a function of time, is given by:

$$V_{co} = \frac{|Ib|_{t3}}{C_c} t \qquad (5.15)$$

This mode ends at ts, when the capacitor Co is charged to the input dc voltage

value Vin. The time to can be calculated from:

$$ts = \frac{C_o}{|b|_{t3}} V_{in} + t_4$$
 (5.16)

where t4 is the time when all the inverter switches are commutating.

Mode (e): At ts in Figs. 5.3 and 5.4, the current Ib passes through So antiparallel diode Do to the dc supply voltage Vin, whereas:

$$Ia(t) = Id4(t) \tag{5.17}$$

$$Ic(t) = Id2(t) \tag{5.18}$$

where,

$$Ib(t) = Ia(t) + Ic(t) = Ids(t) = Idc(t)$$
 (5.19)

Mode (f): At to in Figs. 3.5 and 4.5, the switches S3 and S2 are turned off and S6 and S5 are turned on. The dc bus current Idc increases toward the positive value of Ic and is given by:

$$Idc(t) = Is5(t) = Ic(t)$$
 (5.20)

whereas,

$$Id4(t) = Ia(t) \tag{5.21}$$

and

$$Is6(t) = Ib(t) \tag{5.22}$$

Mode (g): At t7 in Figs. 3.5 and 4.5, the switches S5 and S6 are kept on and S2 and S3 are kept off, while the switch S1 is turned on and S4 is turned off. The dc bus switch current Iso increases to the value of Ib and is given by:

$$Iso(t) = Idc(t) = Isb(t) = Ib(t) = Ia(t) + Ic(t)$$
 (5.23)

whereas,

$$Ia(t) = Isi(t) \tag{5.24}$$

and,

$$Ic(t) = Is5(t) \tag{5.25}$$

until t=ts the end of the switching period.

## 5.5 Design Guidelines

In this section, design guidelines for selecting the circuit component values will be provided. In particular, the Co value and the dc bus switch switching frequency will be calculated to yield soft switching condition for the inverter switches as well as for the dc bus switch.

It should be noted that in order to recharge the dc bus capacitor  $C_0$ , a minimum output power should be maintained and the three-phase load must be inductive. Therefore, the modulation scheme applied Fig. 5.2 the output power  $P_0$  and the load power factor  $cos(\alpha)$  are the key inverter design parameters.

-The determination of the switching frequency Fso of the dc bus switch So: The turn-off times of the switch So are always defined by the vertical edges of the three-phase ramp carrier waveforms Fig. 5.2. Therefore, the switching frequency of the dc bus switch Fso can be given from the following:

$$Fso = Fc = 18 Fo$$
 (5.26)

where Fc is the carrier wave frequency and Fo is inverter output frequency. It is obvious from Figs. 3.5 and 3.4, that the duty cycle of the dc bus switch So is near one. So is turned off for a short time in a switching period. This time should be at least equal to the following time intervals:

- 1) Turn-off time of the dc bus switch So.
- 2) Discharging and recharging times of the capacitor Co, at minimum applied output power, which will be assumed: Po(min)= 20 % Po, and
- 3) The commutating period of switches S1, S5, and S6, by the switches S3, S2, and S4.

-The design of the dc bus parallel capacitor Co: Co is designed to provide soft turn-off switching conditions for the inverter switches whenever needed and dictated by the modulation scheme. The capacitor Co value can be obtained from:

$$C_0 = \frac{Idc}{\frac{dv}{dt}}$$
 (5.27)

The current Ide (the maximum fundamental component of the line current IL) can be calculated as follows:

Ide= IL= Ib= Ia + Ie= 
$$\frac{2 \text{ Po(min)}}{\sqrt{3} \text{ VL } \cos(\alpha)}$$
 (5.28)

where VL is the maximum fundamental component of line-to-line voltage. At modulation index M.I.= 1, VL is given by:

$$V_{L} = \sqrt{3} \frac{V_{in}}{2}$$
 (5.29)

The capacitor Co value will be selected according to the output power between the range of 0.2 Po to Po, which results in A dv/dt in a range values between 100 to 600 V/  $\mu$ s. The resulting range values of dv/dt yields low switch stresses and zero turn-off losses through the inverter switches.

-The resistive phase load represented by Ri is given by:

$$R_{I} = \frac{P_{o}}{3 \text{ IL}(rms)}$$
 (5.30)

-The inductive phase load represented by Li is given by:

$$L_{1} = \frac{\sqrt{S_{0}^{2} - P_{0}^{2}}}{2 \pi F_{0} (3 IL_{rms}^{2})}$$
 (5.31)

where So is the apparent output power and Fo is the output fundamental frequency.

# 5.6 Design Example

The design example presented in this section will use the equations in the previous section to provide guidelines for component selection. In particular, a switching frequency of the dc bus switch and a value for the dc bus capacitor Co will be determined. The design of the three-phase PWM VSI topology shown in Fig 5.1 is performed with the following assumptions:

output power Po= 10 (Kw)

inverter output frequency Fo= 55 (Hz)

input dc voltage Vin= 300 (V)

minimum output load Po(min)= 20 % Po

load power factor  $cos(\alpha)=0.8$  lagging

Co charging rate dv/dt = 111,1 to 555.5 (V/ $\mu$ s)

The equations given in section 5.5, and the above assumption have been used to calculate the following values:

dc bus capacitor  $C_0=0.1 (\mu F)$ 

dc bus switching frequency Fso= 990 (Hz)

resistive phase load RI=  $2.16 (\Omega)$ 

inductive phase load Li= 2.34 (mH)

### 5.7 Simulation Results




Fig. 5.5 The Simulation Results Topology, Fig. 5.1.

a) Dc bus current. b) Dc bus voltage. c) Current and voltage of So. d) Current and voltage of S1. e) 3-Phase load current. f) Frequency spectrum of Ia. g) Output inverter line-to-line voltage VL. h) Frequency spectrum of VL.

In this section, the PWM scheme, the inverter parameters and the component values obtained in sections 5.2 and 5.6 were used. Pspice package described in reference [18] was utilized to simulate the performance of the examined ZVS three-Phase PWM VSI topology shown in Fig. 5.1. The key currents and voltages through the topology are shown. Specifically:

Fig. 5.5 (a) demonstrates the dc bus current. As previously explained, the dc bus current becomes negative, whenever the inverter six-switches are commutating, recharging the capacitor Co, and setting up ideal condition (zero-voltage switching) for the dc bus switch to be turned on.

Fig. 5.5 (b) depicts the dc bus voltage. As shown, the dc bus voltage is reduced towards zero after auxiliary switch So turns off, thus providing zero-voltage periods for the inverter switches main commutations.

Fig. 5.5 (c) shows the current and the voltage through the dc bus auxiliary switch So. Clearly, it displays zero switching losses.

Fig. 5.5 (d) illustrates the current and the voltage through one of the inverter switches. Obviously, it demonstrates zero switching losses.

Fig. 5.5 (e) shows the three phase output load currents.

Fig. 5.5 (f) points out the respective harmonic spectrum of one phase of the load currents.

Fig. 5.5 (g) depicts the output inverter line-to-line voltage VL.

Fig. 5.5 (h) illustrates the respective harmonic spectrum of VL.

#### 5.8 Conclusions

A detailed analysis, design procedure and simulation results for the three-phase PWM VSI topology shown in Fig. 5.1, were presented in this chapter. The effective use of the dc bus commutating subcircuit topology No.

(1) Fig. 2.13 implemented in the analyzed system Fig. 5.1, has yielded zero-voltage switching condition for the inverter switches as well as for the dc bus switch. In addition to low circuit complexity, the dc bus commutating subcircuit implemented here does not affect the operating condition of the PWM scheme used. Therefore, minimum switching losses are achieved, while the advantages of the PWM scheme are maintained. Thus, the resulting topology can be used in high-power high-frequency applications with minimum switching losses.

The next chapter will be devoted to provide conclusions regarding the contents of this thesis. In addition, suggestions for further research in the field of soft switching conditions for PWM converters are provided.

#### CONCLUSION AND SUGGESTIONS

### 6.1 Conclusions

The advantages of converting power at high frequencies were described in chapter one. It was agreed that high frequency operating conditions for dc/dc converters yields high power density, low acoustic noise and better input and output converter spectrum characteristics.

As shown in chapter 2, the resonant dc/dc converters are suitable to operate at high frequencies since the switching losses and the EMI are low. However, these topologies are not practical in high power applications, since the switching devices have to be overrated as compared to the output power.

The PWM dc/dc converters aided by soft switching techniques in high power applications are the alternative to the resonant ones. In particular, dc bus commutation techniques can be considered as the best approach proposed thus far to provide a soft switching condition for PWM converters. However, the existing dc bus commutating subcircuits have some problems such as high circuit complexity and part counts.

This thesis presents two dc bus commutating subcircuits, which do not have the above mentioned problems while they create a zero-voltage switching condition for the inverter switches as well as for the dc bus switch. These two subcircuits can be implemented in low, medium and high power high frequency dc-to-dc PWM single and three-phase converters. The resulting converter topologies have nearly zero switching losses.

In particular, the dc bus commutating subcircuit proposed in chapter 3 topology No. (1) Fig. 2.13 for half-bridge PWM dc/dc converter yields zero

power switching losses. Moreover, the circuit complexity and part counts are very low. The resulting converter topology Fig. 3.1 can be used in low-power high-frequency applications.

Moreover, the dc bus commutating subcircuit proposed in chapter 4 topology No. (2) Fig. 2.14, for full-bridge PWM dc/dc converter, yields significant reduction of the switching losses. However, the circuit complexity is relatively high. The resulting converter topology Fig. 4.1 can be used in medium-power high-frequency applications.

In chapter 5, the implementation of the dc bus commutating subcircuit, topology No. (1) Fig. 2.13 for three-phase PWM VSI yields zero switching losses. In addition, the dc bus commutating subcircuit does not affect the PWM operating condition. Therefore, minimum switching losses and switch stresses are obtained, while the advantages of the PWM used are maintained. The resulting topology Fig. 5.1 can be used in high-power high-frequency applications.

Finally, due to the presence of the dc bus commutating subcircuits the inverter switches of the topologies Fig. 3.1 Fig. 4.1, and Fig. 5.1 can be protected under adverse operating conditions. The protection could be done as follows: Since the inverter output voltage or current is always sampled, a signal could be sent to a the dc bus switch base drive. This signal could turn-off the dc bus switch, thus shutting the system off under abnormal inverter operating conditions.

## 6.2 Suggestions

The continuing demand for product size reduction, less acoustic noise and better control of output current and voltage of the power supply systems,

forces power supply designers to strive for a greater degree of perfection. PWM converters will continue to fulfill the above requirements for some years to come. However, there is still a lot of work to be done to perfect the PWM conversion process resulting in higher efficiencies and more reliable operation conditions. Specifically, eliminating the switching losses will contribute in improving the overall system efficiency and reliability by decreasing switch stresses.

The trend to achieve these objectives is by using dc or ac bus commutated subcircuits. In fact, these subcircuits reduce the switching losses and the stresses through the inverter switches. Moreover, the circuit complexity and part counts of the converter topology when using these subcircuits are relatively low.

In near future, the parasitic elements of the converter devices such as mosfet drain-source capacitance, transformer leakage inductance and others could possibly be used in an advantageous manner to reduce the switching losses at high frequencies operation. Successful approaches in this area may eliminate the need of any external subcircuits to provide soft switching conditions. Thus, more compact and lighter power supplies operating at high switching frequencies with minimum switching losses can be achieved.

#### REFERENCES

- [1] W. McMurray, "Optimum Snubbers for Power Semiconductors," IEEE Trans.

  Ind. Appli., Vol. IA-8, No. 5, pp. 593-600, Sept./Oct. 1972.
- [2] W. McMurray, "Selection of Snubbers and Clamps to OPtimize the Design of Transistor Switching Converters," IEEE Trans. Ind. Appli., Vol. IA-16, No 4, pp. 513-523, July/Aug. 1980.
- [3] J. B. Rice, "Design of Snubber Circuit for Thyristor Converters," IEEE IGA Conf. Rec., 1969, pp. 483.
- [4] E. T. Calkin and B. H. Hamilton, "Circuit Techniques for Improving the Switching Loci of Transistor Switching Regulators," IEEE Trans. Ind. Appli., Vol. IA-12, No. 4, pp. 364-369, July/Aug. 1976.
- [5] K. Harada, T. Ninomiya, and M. Kohno, "Optimum Design of RC Snubbers for Switching Regulators," IEEE Trans. Aerosp. Electron. Syst., Vol. AES-15, No. 2, pp. 209-218, March 1979.
- [6] Ferraro A. "An Overview of Low-Loss Snubber Technology for Transistor Converters", IEEE PESC 1982 Record, pp. 466-477.
- [7] Peter O. Lauritzen And Howard A. Smith, "A Nondissipative Snubber Effective over A wide Range of Operating Conditions", PESC 1983 Conf. Rec. PP. 345-354.
- [8] P.M. Espelage and B.K. Bose, "High Frequency Link Power Conversion," IEEE-IAS 1975 Conf. Rec., pp. 802-808.
- [9] F.C. Schwarz, "A Double Sided Cycloconverter," IEEE Transactions on Industrial Electronics, Control and Instrumentation, Vol. 1, IECI-28, No. 4 Nov. 81, Pp. 282-291.

- [10] D.M. Divan, "The Resonant DC Link Inverter, A New Concept in Static Power Conversion," IEEE, Trans. Ind. Appl., Vol. 25, No. 2, March/April 1989.
- [11] D. M. Divan, and G. Skibinski," Zero-Switching-Loss Inverter for High Power Application," IEEE Trans. Ind. Appl., Vol 25, No. 4, Jul./Aug. 1989.
- [12] Giri Venkataramanan and Deepak Divan, "Pulse Width Modulation with Resonant dc Link Converters," IEEE Trans. on P. E. 1990, pp. 994-990.
- [13] Bornhardt, K., "Switching Behavior of A pulse-Commutated GTO." IEEE Power Electronics and Variable-Speed Drives Conf. Rec., 1988, pp. 83-86.
- [14] Millour, C. Abgrall, J. P. "New Perspectives for Power Converters with GTO Thyristors. PCI & MOTORCON, 1988, pp. 1-12.
- [15] F.C. Schwarz, "A Method of Resonant Current Pulse Modulation for Power Converters," IEEE Trans. IECI-17, No. 3, May 1970.
- [16] F.C. Schwarz, "An Improved Method of Resonant Current Pulse Modulation for Power Converters," PESC 1975.
- [17] B. Carsten, "High Frequency Conductors Losses in Switch Mode Magnetics,"

  Eleventh International PCI Conf. 1986.
- [18] K.H. Liu and F.C. Lee, "Zero-Voltage Switching Technique in DC/DC Converter," IEEE PESC 1986 Conf. Rec., pp. 284-289.
- [19] Joseph H. Rockot, "Losses in High-Power Bipolar Transistor," IEEE Trans. on Power Electronics Vol. PE-2, No. 1, January 1987, pp. 72-80.
- [20] P.D. Ziogas, L. Moran, G. Joos, and D. Vincenti, " A refined PWM Scheme for Voltage and Current Source Converters," IEEE, IAS Annual Meeting 1990, Vol. 2, pp. 977-983.
- [21] " PSPICE ", Microsim Corporation, 20 Fair banks, Irvine, CA 1990.