Login | Register

IP Watermarking Using Incremental Technology Mapping at Logic Synthesis Level

Title:

IP Watermarking Using Incremental Technology Mapping at Logic Synthesis Level

Cui, Aijiao, Chang, Chip Hong and Tahar, Sofiène (2008) IP Watermarking Using Incremental Technology Mapping at Logic Synthesis Level. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 27 (9). pp. 1565-1570. ISSN 0278-0070

[img]
Preview
Text (application/pdf)
TCAD-2008.pdf - Accepted Version
333kB

Official URL: http://dx.doi.org/10.1109/TCAD.2008.927732

Abstract

This paper proposes an adaptive watermarking technique by modulating some closed cones in an originally optimized logic network (master design) for technology mapping. The headroom of each disjoint closed cone is evaluated based on its slack and slack sustainability. The notion of slack sustainability in conjunction with an embedding threshold enables closed cones in the critical path to be qualified as watermark hosts if their slacks can be better preserved upon remapping. The watermark is embedded by remapping only qualified disjoint closed cones randomly selected and templates constrained by the signature. This parametric formulation provides a means to capitalize on the headroom of a design to increase the signature length or strengthen the watermark resilience. With the master design, the watermarked design can be authenticated as in nonoblivious media watermarking. Experimental results show that the design can be efficiently marked by our method with low overhead.

Divisions:Concordia University > Gina Cody School of Engineering and Computer Science > Electrical and Computer Engineering
Item Type:Article
Refereed:Yes
Authors:Cui, Aijiao and Chang, Chip Hong and Tahar, Sofiène
Journal or Publication:IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Date:2008
Digital Object Identifier (DOI):10.1109/TCAD.2008.927732
Keywords:Digital watermarking incremental technology mapping intellectual property (IP) protection (IPP) logic synthesis
ID Code:977370
Deposited By: DANIELLE DENNIE
Deposited On:14 Jun 2013 14:31
Last Modified:18 Jan 2018 17:44

References:

C. H. Chang , Z. Ye and M. Zhang "Fuzzy-ART based adaptive digital watermarking scheme", IEEE Trans. Circuits Syst. Video Technol., vol. 15, no. 1, pp.65 -81 2005

A. T. Abdel-Hamid , S. Tahar and E. M. Aboulhamid Design Automation for Embedded Systems, vol. 10, pp.1 -17 2005 :Springer-Verlag

J. Lach , W. H. Mangione-Smith and M. Potkonjak Information Hiding, vol. 1525, pp.16 -31 1998 :Springer-Verlag

J. Lach , W. H. Mangione-Smith and M. Potkonjak "FPGA fingerprinting techniques for protecting intellectual property", Proc. IEEE Custom Integr. Circuits Conf., pp.299 -302 1998

I. Hong and M. Potkonjak "Techniques for intellectual property protection of DSP designs", Proc. IEEE Int. Conf. Acoust., Speech, Signal Process., vol. 5, pp.3133 -3136 1998

G. Qu and M. Potkonjak "Hiding signatures in graph coloring solutions", Proc. 3rd Int. Workshop Inf. Hiding, pp.348 -367 1999

G. Qu and M. Potkonjak Intellectual Property Protection in VLSI Design: Theory and Practice, 2003 :Kluwer

A. B. Kahng , J. Lach , W. H. Mangione-Smith , S. Mantik , I. L. Markov , M. Potkonjak , P. Tucker , H. Wang and G. Wolfe "Constraint-based watermarking techniques for design IP protection", IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., vol. 20, no. 10, pp.1236 -1252 2001

D. Kirovski , Y. Y. Hwang , M. Potkonjak and J. Cong "Intellectual property protection by watermarking combinational logic synthesis solutions", Proc. IEEE/ACM Int. Conf. CAD, pp.194 -198 1998

D. Kirovski , Y. Y. Hwang , M. Potkonjak and J. Cong "Protecting combinational logic synthesis solutions", IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., vol. 25, no. 12, pp.2687 -2696 2006

S. Meguerdichian and M. Potkonjak "Watermarking while preserving the critical path", Proc. ACM/IEEE Des. Autom. Conf., pp.108 -111 2000

M. Moiz Khan and S. Tragoudas "Rewiring for watermarking digital circuit netlists", IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., vol. 24, no. 7, pp.1132 -1137 2005

D. Kirovski and M. Potkonjak "Local watermarks: Methodology and application on behavioral synthesis", IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., vol. 22, no. 9, pp.1277 -1283 2003

A. Cui and C. H. Chang "Stego-signature at logic synthesis level for digital design IP protection", Proc. IEEE Int. Symp. Circuits Syst., pp.4611 -4614 2006

A. T. Abdel-Hamid , S. Tahar and E. M. Aboulhamid "A public-key watermarking technique for IP designs", Proc. Des. Autom. Test Eur., vol. 1, pp.330 -335 2005

J. Cong and H. Huang "Depth optimal incremental mapping for field programmable gate arrays", Proc. ACM/IEEE Des. Autom. Conf., pp.290 -293 2000

J. Y. Jou and D. S. Chou "Sensitisable-path-oriented clustered voltage scaling technique for low power", Proc. Inst. Electr. Eng.—Computers Digital Techniques, vol. 145, no. 4, pp.301 -307 1998
All items in Spectrum are protected by copyright, with all rights reserved. The use of items is governed by Spectrum's terms of access.

Repository Staff Only: item control page

Downloads per month over past year

Back to top Back to top