On the Design and Optimization of a Smart Microprocessor-Based CRT Terminal to Serve as an Operator Interface to a Frequency Hopping Radio

Juan F. Salas

A Thesis

in

the Department

of

Electrical Engineering

Presented in Partial Fulfillment of the Requirements for the degree of Master of Engineering at Concordia University Montréal, Québec, Canada

April 1984

© Juan F. Salas, 1984

ARSTRACT

This report presents the study, design and optimization of a smart microprocessor-based CRT terminal, which must communicate via an RS-232C port with a 68000- based board which plays the role of the Frequency Hop. Generator in a communication's system.

The development research and presented results from state-of-the-art Frequency Hopping Radio presently being developed at the Defence Communications Department of Canadian Marconi Company, which must function under the direct intervention of an operator who must enter adequate system operating parameters. Such coded parameters force the system to run under specific conditions. The need for the operator to directly interface with the system calls for a method to enter parameters which must be fast, efficient, reliable, low costing and must permit ease updating such parameters at any desirable time. simplest, The cheapest, and most versatile method of programming such a system is via a CRT terminal.

The terminal will permit the operator to enter and visualize the system parameters and by means of a monitor system, residing on the 68000-based board, he will be able to:

- edit parameter tables depending on the system's needs;
- keep track of the system's real time clock; and
- place the system in any of 3 possible modes.

The report outlines the basic terminal concepts and CRT fundamentals necessary to develop a knowledgeable foundation in order that later on adequate decisions during the design stages can be made. By the same token, it carries out a detailed examination and comparison of three major LSI CRT controller chips available on the market in order to sort out the best functional component fitted for the job. Finally, it culminates by describing in detail the optimized design of a 32-chip smart terminal, where chip functionality has been blended in order to achieve the best performance out of every device.

Throughout the investigations carried out, and the design stages, it was always kept in mind that the main characteristics desired out of the terminal implemented were cost efficiency, low power, low component count, reliability, speed and intelligence. Needless to say, such were to be obtained without sacrificing operator flexibility to enter system parameters and yet incorporate sufficient intelligence to ease the task.

To Juan, Maruja, Mercedes and Suzanne;
Four special people who give life...and
love, true meaning.

ACKNOWLEDGEMENTS

As with the preparation of any lengthy report, I have become indebted to several people and would like to take this opportunity to thank them. My thanks go to Dr. N. Dimopoulos, my advisor and to Canadian Marconi Company for the practical experience I had a chance to acquire during the last three years in their employment as a design engineer. And last but not least, thanks to my girlfriend, Suzanne, for her patience and understanding, for the typing and proofreading of the entire report, as well as her suggestions that helped me improve the writing style and structure of the report.

TABLE OF CONTENTS

				Page
				_
LIST (0F	FI	GURES	vii
LIST	OF.	TA	BLES	х
INTROD	ouc	TI	DN	* ; 1
			SECTION 1 - PRINCIPLES	
CHAPTE	ER	1	- Terminal Features, Classification and Terminology 1.1 - The Terminal's Genealogical Tree	5
Fib.,		.	Third Generation	9
,	,	,	1.5 - Terminal Problems and Human-Engineering Factors to be Considered when Selecting a Terminal	23
CHAPTE	ER	2	- Video Basics	26 26 27 27 28
	•		Data Density	28 28 28 28
, , ,		•	Electrostatic Deflection	29 31 31 31
,			Light Output Deflection Speed 2.4 - Principles of Scanning Flicker. The Video Signal	33 34 34 35 36
: Chapte	R	3.	2.5 Summary	43 45 45 46

TABLE OF CONTENTS (cont'd)

_	Pi	age
CHAPTER 6 -	The Terminal's Software	184 188 188 188 190
◄	APPENDICES	
APPENDIX A-	ASCII Code Chart 1	18 9
APPENDIX 8-	Control Codes, Escape Sequences and Display Operation 1	190
APPENDIX C-	Connector (Interface) Configurations	94
APPENDIX D-	Keyboard Interface 2	202
APPENDIX E-	DIP Switches Control Functions	204
APPENDIX F-	Reference Table to Absolute Cursor Positioning Sequence 2	802
APPENDIX G-	Terminal's Assembly Language Driver Program Listing 2	20
APPENDIX H-	Parts List	254
REFERENCES.		R1

TABLE OF CONTENTS: (cont'd)

•		.*		• '				
•	•	•	,	•		***	i	Page
•	139 -	The 6845 (DT Contro	allan		·	٠,	107
		General De						
,		Built-In S						
		Internal (
ø . g		Programmat						
		Interfaci	na with ti	hé uP.	``			116
1	o	Interfaci						
n .	A	and the Vi						118
•		Interfacin						
•		Terminal 1						
		The 8275 (
		General De						
		Built-In S						
,		Available						
			itus Regis					
			mand Reg					
			mable Re					
•		Interfaci	ng with tl	he uP				135
•		Interfacin	ng with tl	he Char	racter	Generato	r	138
· '	· ·		ter Attril			•		
1	•		lttribute:					
,			Codes					
•		Interfaci						
,		Terminal 1						
4.4	- Controll	er Compari	son	• • • • • •	• • • • •		••••	147
,.		CCCTTON C	55610	. 0	٠,			
7		SECTION 3	2 - DE21ëi	N				
HAPTER 5 - The	Torminalic	Uandwana						154
	- Design S							
	- Operation							
	5 2 1 _	The Video	Controll	ar and	Charac	tar Cana	rator	100
* ,		Section						158
••		Calculation	on of Scr	een For	omat Pa	rameters	t to	
•		Program th						163
• •		Microproce						
		Memory Add						
	5.2.4 -	Memory Co	tention.					175
*	5.2.5 -	Communicat	tions Inte	erface		• • • • • • •		177
:		CRT Inter						
		Attribute						
ı	5.2.8 -	Graphics N	10de					180
	5.2.9 -	Terminal \	/ariation:	S			• • • • •	182
5.3	- Conclust	on		• • • • • •				182

TABLE OF CONTENTS (cont'd)

	. Page
CHAPTER 6 -	The Terminal's Software
	APPENDICES -
APPENDIX A-	ASCII Code Chart
APPENDIX B-	Control Codes, Escape Sequences and Display Operation 190
APPENDIX C-	Connector (Interface) Configurations
ÁPPENDIX D-	Keyboard Interface
APPENDIX E-	DIP Switches Control Functions
APPENDIX F-	Reference Table to Absolute Cursor Positioning Sequence 208
	Terminal's Assembly Language Driver Program Listing 220
APPENDIX H-	Parts List
REFERENCES.	R1

LIST OF FIGURES

Figure		Page.
	CHAPTER 1	
7.1 1.2 1.3	CRT Terminal Discrete Logic Implementation	7 11 13
	CHAPTER 2	
2.1a 2.1b 2.2 2.3a 2.3b 2.4 2.5	Electromagnetic Deflection-Type CRT. CRT Deflection System	30 33 37 37 38
2.6	Standard Video Signal Levels	
•	CHAPTER 3	•
3.1 3.2a 3.2b	General Block Diagram of a CRT Controller Made Up of Discrete Logic	51 51
3.3 3.4 . 3.5	MCM66700 Series Character Generator	52
3.6	Row of Data	56
3.7 3.8 3.9	Inside the Sync Generator	62 63
3.10 3.11 3.12	Linear versus Row/Column Memory Addressing	70
3.13 3.14 3.15 3.16	Transparent Memory Circuitry Control Timing	72 77 80
3.17	Hitachi's HD6845 CT Controller Block Diagram	
4.1 4.2 4.3 4.4 4.5a 4.5b	General Block Diagram of a CRT Controller	91 91 93 96

LIST OF FIGURES - (cont'd)

Figure		lage
4.6	5037 CRTC Control Register Bit Assignment	97
4.7	5037 CRTC Control Registers Programming Chart	97
4.8	CRT 5037 Possible Controller Commands	99
4.9	CRV 503/ Control Cursor Positioning and Command Registers	99
4.10	5037 to-uP System Interface	101
4.11	503/ Interface to Character Generator and Video Memory	101
4.12 4.13	5037 CRT Monitor Interface Signals	1 01
4.13	Relationship between 5037 Programmable Registers and the CRT,	104
4.14	Timing Chain Terminal Block Diagram Using the 5037 CRT Controller	106
4.15	Motorola's MC6845 Block Diagram	109
4.16	Functional Logic Built Into the 6845 CRT Controller	109
4.17	6845 CRT Controller Pinout & Signal Description	111
4.18	How to Access the 6845 Registers	115
4.19	6845 Programmable Registers	115
4.20 4.21	6845 to uP Interface	
4.21	6845 CRT Monitor Interface Signals	
4.23	6845 Programmable Registers to CRT Timing Chain Relationship	121
4.24	Terminal Block Diagram Using the 6845 CRT Controller	123
4.25	Intel's 8275 Block Diagram	125
4.26	Functional Logic Built Into the 8275 CRT Controller,	125
4.27	8275 CRT Controller Pinout & Signal Description	128
4.28	8275 Available Registers	131
4.29	8275 Status Register Bit Assignments	131
4.30 °4.31	8275 Command Register Summary	132
	Registers Accessed When Issuing a RESET Command	
4.32	Relationship between the 8275, the DMA Controller, the uP and	
1102	Memory Within the System	136
4.33	System Block Diagram Showing System Operation During Data	•
	Transfers between the Memory and the 82/5	136
4.34	Character Attribute Byte Format, Codes and Resultant Symbols	141/
4.35	8275 Typical Character Attribute Logic	142
4.36 4.37	8275 Field Attribute Control Byte Format	142
4.38	8275 CRT Monitor Interface Signals	143
4.39	Terminal Block Diagram Using the 8275 CRTC	146
1105	'	
	CHAPTER 5	-
5.1	Terminal's Block Diagram	156
5.2	Terminal Circuit Diagram	157
5.3	CRT 8002 (VDAC) Block Diagram and Timing Specifications	159
5.4	CRT 8002 (VDAC) Built-in Character Generator ROM, Graphics	
	Mode and Attribute Specifications	160
5.5	Horizontal and Vertical Timing Considerations When Calculating	1 67
5.6	the Screen Format Parameters	
5.7	Address Mapping Scheme for an 80 Characters/Line by 24 Lines	1/3
J.,		174
	• •	

LIST OF FIGURES (cont'd)

Figure	,	, :		3		~ ,	Page
		•	CHAPTER 6	` ,		7:	
6.1 6.2 6.3 6.4 6.5*	Communication Control (ations Interr Character Dec	ervice Routine Frupt Service Rouseding Chart	tine Flowch	art	• • • • • • •	. 193 . 195
•	1	•	APPENDICES	•	,	•	
F.1	Absolute	Cursor Addre	ssing Chart	• • • • • • • • •		• • • • • •	219

LIST OF TABLES

Table	7	Page
	CHAPTER 1	
1.1	Possible Terminal Features; They Determine Terminal IQ	20
,	CHAPTER 3	
3.1	Sequence Followed by the Sync Generator Logic to Display "VIDEO RAM" on the CRT	65
	CHAPTER 4	
4.1 4.2 4.3 4.4 4.5 4.6	5037 CRTC Signal Classification	129 151 152
	CHAPTER 5	
5.1 5.2 5.3	CRT 5037 Worksheet for the 80 x 24 Non-interlace Screen Format. CRT 5037 VTAC Register Loading Worksheet	169
	CHAPTER 6	
6.1	Terminal's Memory Address Space	185
	APPENDICES	
F .	Reference Table to Absolute Cursor Positioning Sequence	218

INTRODUCTION

Since the introduction of the microprocessor, video terminals have been designed with fewer chips, more features, and greater end-user Although the microprocessor is the driving force behind these changes, reduction of chip count and consequently lower cost cannot achieved with a microprocessor alone. Programmable I/O programmable event counters, keyboard scanners and encoders, UARTS, Baud rate generators, video timers and controllers, character generators, and memory are the added functions needed to implement video terminals. order to reduce the chip count, these individual functions in turn must be implemented in LSI. Fortunately, these complex functions are available in single or multiple chip MOS/LSI sets and it is now possible to build a versatile video terminal with 20 to 40 standard chips, depending on terminal features.

This dissertation will examine the various hardware and software decisions that lead to the design of a smart and compact, low power, low chip count, fast video terminal. The idea to develop a terminal with such characteristics arose from a study conducted while trying to purchase a low cost, intelligent terminal at the Defence Communications Department of Canadian Marconi Company (CMC).

The dissertation's breakdown is as follows:

Chapter 1 focuses on the various generations the terminal industry has passed through since the first teletypes. It points out as well the main differences in IQ between dumb, smart and intelligent terminals, while establishing general CRT terminal features to be considered by the designer in the early stages of the system. Thus, pointing out that the sum total of the features to be implemented will directly affect the hardware/software complexity of the final product.

Chapter 2 establishes the video basics necessary to develop a knowledgeable foundation to allow adequate signal interfacing during the design stage.

The next step, Chapter 3, is to consider the basic building blocks making up a CRT terminal and realize the logic which is most apt to be integrated into an LSI chip, the CRT controller. Once this is established, the interfacing format between the CRT controller and the character generator, and the various methods available to address and interface with the display memory are pointed out to further build upon the necessary knowledge required to choose the appropriate CRT controller for the job.

The background built upon during the first three chapters is utilized in Chapter 4 to carry out a detailed analysis of three CRT controllers, the potential candidates to be used in the terminal. The devices in question were chosen due to their availability, low cost, functional capabilities and characteristics from a wide range of CRT

controllers available on the market today. For each CRT controller a terminal block diagram is presented pointing out the necessary number of components to implement it. To aid in the task of evaluating the best device, the choice is simplified and more obvious by presenting in tabular format a comparison of the CRT controllers' signals available, their characteristics and the necessary system components (by function). The reasons for the final choice are pointed out as well.

Chapters 5 and 6 describe the detailed steps and analyses undertaken to arrive at the final hardware and software design, respectively, making up the CRT terminal implementation.

Following is a comprehensive report, including the hardware (refer to Figure 5.2), software (refer to Appendix G - Software Listing) and all pertinent information regarding the design of my 32-chip "smart" terminal.

SECTION 1
PRINCIPLES

CHAPTER 1

TERMINAL FEATURES, CLASSIFICATION & TERMINOLOGY

The individual undertaking the task of designing a terminal, must first of all become familiar with the jargon pertinent to this aspect of the industry. By the same token, to arrive at an optimum design, he must consider the minimal terminal features, which to this day have become industry standards, that must be incorporated into the design in order to classify the terminal under the appropriate category and improve upon it.

This chapter outlines the general (but necessary) features and functions that must make up a present day state-of-the-art terminal, the basic differences that classify a terminal according to its degree of intelligence as well as other factors that must be taken into account to make it human interfaceable - ergonomic. The progress of terminal technology, through its first four generations is herein pointed out as well.

1.1 The Terminal's Genealogical Tree

The Cathode Ray Tube (CRT) terminal is one of the most (if not the most) popular computer-related products on the market today. It has become the keystone of interactive, decentralized data processing, and the focal point of almost all small business system development. While its utilization is becoming more and more common as the computer infiltrates all job markets, terminal manufacturers are becoming ever more convinced of the need for a compact, inexpensive, highly functional terminal with a

variety of features and durability; a kind of universal tool. Such degree of sophistication, as portrayed by today's terminals, has not been accomplished overnight; it is the result of innovative breakthroughs over the past fifteen years.

In order to be able to understand why todays state- of-the-art CRT terminal industry is where it is, we must look back to the development and advancements in semi- conductor technology and the direct impact it had on terminal design by revolutionizing the hardware implementation. Such technology imposed restrictions on the design engineer, limiting him, as it developed, to use only the possible logic functions available on the standard SSI and MSI packages. The engineer's creative talent did the rest. Thus, functions not available as integrated circuits had to be implemented discretely; the price to pay was bulkiness and power. However, the achievements accomplished and the awareness obtained throughout the industry during every CRT terminal generation, dictated what the next logical step of integration should be in order to bring about improvements, versatility and compactness.

To better appreciate its present state, let's look at the evolution of the CRT terminal through its first four generations.

<u>First Generation</u>. In the first generation of <u>low-cost</u> CRT terminals (prior to 1974), both character decoding logic and CRT control were built from state-of-the-art TTL. This was a significant advance, and it resulted in a total system IC count of about 150. This was, of course,

a substantial amount in comparison to today's terminals. Figure 1.1 shows a general block diagram of the discrete logic circuitry making up'such a terminal.

Every function, such as the generation of horizontal and vertical sync timing, was performed by discrete logic. The execution of line field increments, character-line address counting, or carriage returns required numerous gates to accomplish each function. Each command was treated independently by the hardware; it was necessary to have separate circuitry to detect each control character and cause the appropriate function to occur. Simply decoding input characters to cause normal displayable data to get written into memory needed decisions affecting numerous counters in the circuitry.

Everything was hard-wired in the first generation CRT. Options or changes were difficult to provide and labour accounted for the major portion of the terminal cost. An inexpensive early first generation CRT terminal was priced in the range of \$1600 to \$2000 and was simply an ASR33 compatible device - more or less a "glass-teletype".[1]

Second Generation. With the availability of LSI technology in the mid-seventies, low-cost terminals were introduced. However, the <u>first</u> real simplifying breakthrough came with the microprocessor (uP). The availability of the inexpensive uP permitted not only a simplification of the character decoding, but also allowed the designers to implement features that had been prohibitively expensive and to freely add new

FIGURE 1.1 CRT Terminal Discrete Logic Implementation





FIGURE 1.1
nal Discrete Logic Implementation



functions. It was then possible to build a second generation terminal with an IC count of about 100.

Adding the uP was really intended to give more function, rather than simply to emulate TTL circuitry. However, it wasn't just a question of adding a \$15 to \$20 processor to the system; other requirements such as ROM, RAM and clock circuitry became necessities as well. With the uP, editing functions could easily be added to the terminal. By adding extra memory and logic to allow the screen memory to be interrogated, a full editing terminal could be built having an IC count of about 125.

By using uP technology, a good deal of TTL circuitry was eliminated, but most noteworthy of the second generation was the ability to easily add many more standard features and options at a considerable reduced cost.

Previously, optional functions such as cursor addressing, the ability to set tab stops at every position, tab and backtab keys, automatic repeat keys, separate print keys, full upper and lower case characters, or a fully buffered print port, could be offered as standard features in second generation terminals because the additional labour charges occurred only once — in programming the up. More important were the other implications — the promises for future enhancements — such as the ease with which options like function keys might be provided.

Inexpensive, dumb, second generation terminals sold for \$900 to \$1600 in 1976.[2] As uPs became more advanced, terminals incorporating the fatest silicon intelligence could no longer be called "dumb". The terminal trade coined a new word, the "smart" terminal.

Somewhat suprisingly, the first uP-based intelligent terminals were no less complicated inside than the dumb variety - about 150 ICs for the first generation versus 125 ICs for the second. Computer circuitry had replaced much of the discrete logic, but the expanded functions had also necessitated increased complexity in the display-driver circuitry. An integrated solution to discrete video circuitry was needed.[3]

Third Generation. The market trend continued toward the development of smarter terminals. This was evident by taking a further step towards a reduction of the IC count. It was at this point that the second technological achievement took place. The development of the integrated CRT Controller (CRTC) or video controller chip resulted in lower circuitry complexity. Semiconductor companies such as Intel, Motorola, National Semiconductors and Standard Micro Systems (SMC) provided the next major opportunity for change with their introduction of such LSI chips as the 8275, DP8350, 6845 and 5027, respectively.

In the third generation terminals, the CRT control logic was replaced by an LSI circuit while still retaining the uP for the character decoding function. The programmable CRT controllers incorporated many of the discrete counters, registers and character-attribute circuits needed

In a modern terminal. As a result, a third generation terminal could be built with about 60 ICs.

The new controller chips made it easy to do tricks with character attributes: blinking, blanked or underline characters; half-intensity or reverse video; and expansion to double height, double width or both. Adding the CRT controller gave terminal manufacturers some flexibility in the system. They could generate a number of different screen formats by reprogramming the controller (CRTC); make a whole family of terminals by changing the control firmware - from a simple "glass teletype" to a sophisticated editing terminal - with only minor hardware differences.

Actually, the CRTC simply interrogates memory and produces a display; that is its sole function: it generates and displays whatever is in the screen memory. Figure 1.2 shows the general block diagram of a typical third generation CRT terminal.

But simply eliminating some logic on board, by using the LSI controller is overkill - it isn't cheap! The question that needed an answer was this: Can enough savings be realized with the general purpose, third generation controller to justify their use in low-cost terminals?

Fourth Generation. As terminal popularity and applications grew, and as the demand for such devices increased, the manufacturers that dominated this industry realized that the character decoding logic and the CRT control logic could be combined and incorporated into one custom LSI





FIGURE 1.2
Third Generation CRT Terminal Block



al Block Diagram

chip. The design of the custom controller chip, when produced in very large quantities, had the advantage of allowing a very cost-effective CRT implementation.[4] However, such an option was feasible only to manufacturers that had their own LSI design facility. Only then was cost reduction possible.

To design the custom LSI, the following factors were considered throughout the evaluation:

- the entire CRT circuitry had to be re-examined with an eye to redesign it;
- the major goals sought were significant cost reduction and performance improvement wherever possible; and
- the awailable general purpose LSI controller chips had additional features which were unnecessary for low-cost CRTs, while adding to manufacturing costs; thus, the custom chip had to incorporate only the necessary functions to be used for the specific needs and eliminate the many unnecessary options.

The research and development costs involved in such an operation were possible only to well-established giants such as Perkin Elmer, Lear Siegler and others. Nonetheless, their research proved fruitful, allowing fourth generation low-cost CRT terminals to be built with only 19 ICs. The less resourceful companies, however, had no choice but to remain with the third generation approach based upon the uP and CRT controller. Figure 1.3 summarizes the evolution of CRT terminal technology.

188


TTL LOGIC 150 ICs



TTL LOGIC MICROPROCESSOR 100 ICs

50 ICs SAVED





TTL LOGIC CUSTOM LSI CONTRULLER

> 41 ICs SAVED

FIGURE 1.3

Compares the four CRT terminal generations using the low price CRT terminal for the comparison. It should be noted that the actual number of ICs to implement such a generation will vary with the options and cost. What is more important, are the numbers of ICs saved with each new design generation.

What can be expected from the next generation? Categorically, we can say that we have recently entered the fifth generation. With, the advent of 16 and 32-bit uPs and the introduction of advanced CRT controllers by some of the major semiconductor companies, such devices are finding their way into the latest terminals being introduced. However, as terminal complexity increases and additional features get incorporated, the number of ICs necessary to implement them increases accordingly. Therefore, the trend towards ever-increasing intelligent terminals or towards the bi-functional terminal/microcomputer device directly affects the complexity of the software and in turn the hardware sophistication to implement it. This results in a higher chip count, which is a trend reversal from the previous four generations of lowering chip count while increasing functionality.

1.2 <u>Terminal IQ[35,36,37,38,39,40]</u>

Literally, a computer's window to the world, the CRT terminal, is the most widely used operator-controlled peripheral. This is so because it combines input, output, control and communications-interface functions all in one unit. The degree to which each of these functions is present determines a terminal's intelligence, which in turn governs its ability to manipulate data in a system environment. About 10 years ago or so, virtually all terminals were "nonintelligent" because they required an external host computer to control their operation. But nowadays, uPs and LSIs have changed all that.

CRT terminals are generally classified with respect to their features and internal capabilities in terms of relative intelligence. Such intelligence relates directly to the user's ability to program it. Most manufacturers classify terminals as follows:

Dumb:

A dumb terminal is essentially a "glass teletype". They are merely conversational devices. They consist of:

- 1. a keyboard,
- 2. a CRT, and
- 3. an interface to a communications line.

The keyboard and CRT screen provide the basic I/O. Once data are entered via the keyboard, the terminal is limited to displaying and transmitting codes to the host computer which are then interpreted by the host for subsequent transmission and display. Any intelligence involved is in the device interfacing with the terminal. Dumb terminals offer limited control features such as carriage return and line feed. They are low-priced and easily adaptable to most computer systems.

<u>Smart:</u>

A smart terminal has enough intelligence to place the data directly on the display screen from the keyboard without help from the host. By the same token, it provides data formatting, highlighting and text editing, allowing the data to be modified before block transmission.

Additionally, a smart terminal supports peripheral devices such as printers or mass-storage devices and transfers displayed information to the off-line storage device. It also buffers the information being sent to a printer or another peripheral device connected to the terminal. Many independently controlled and optional features are usually provided by smart terminals, each requiring additions and/or

alterations to standard terminals. These include memory extension for display storage, function-keys, personality modifications, optional character-generator sets, and modifications of the standard program.

In general, most manufacturers cite the following as being part of the features making up a smart terminal:

- use of one or two uPs
- vendor (rather than user) programmability
- provides editing and screen functions supported by function keys
- provides block transmission capabilities
- provides minimal two page local memory

Intelligent: They usually feature: . *

- a wider variety of processing power, ranging from 8-bit
 uPs to 32-bit bit-slice CPUs
- user programmability
- sophisticated operating systems and high-level language capability
- larger local memory: 16K bytes and more
- support peripherals without reliance on the host such as floppy-discs and tape storage

Like the other terminals, intelligent units require support of a host system, particularly for downloading programs or data. However, they can stand alone when their hosts crash. These terminals resemble more and more computers. The emphasis in this segment of the terminal market is software. Their cost reflects their degree of intelligence.

Stand-alone: These terminals constitute a higher level of capability; they provide the basic features of intelligent ones, but add built-in computing power and thus don't require a host.

They not only provide local intelligence and storage, but also offer capabilities similar to large host systems.

Terminal classification is becoming ever more difficult to make out, especially at the rate this industry is progressing. Although this doesn't imply that there is no distinction between some smart and intelligent or intelligent and stand-alone terminals, their capabilities overlap and the differences can be very subtle.

Despite differences over matters of definition, all terminal manufacturers are attempting to provide greater capabilities without seriously affecting price and performance. To enhance their products they are concentrating their efforts on three key design factors:

- processing power;
- 2. display capabilities; and
- 3. software.

A system's end-user often determines the type of processor its terminal requires, thus, whereas graphic systems may require bit slice uPs or 32-bit-wide data paths; on the other hand, alphanumeric applications are usually implemented using 8- and 16-bit uPs. However, many intelligent-terminal manufacturers agree that 8-bit uPs are sufficiently powerful for most applications.

1.3 Terminal Features

In order to qualify a terminal under a specific category, one must consider the entire spectrum of features it has to offer. Thus, the terminal manufacturer must decide from the conceptual stages whether he wishes to enter the market to compete with others either in the dumb, smart or intelligent terminal category. Depending upon the kind of manufactures, he may encounter tighter or more relaxed competition; he must carry out adequate market research. nowadays due to the larger scale of integration incorporated into chips and their intelligence, we can say that the introduction of new dumb terminals is practically nonexistent; there is a trend away from them. The lowest scale terminals that most manufacturers introduce into the market today are usually the "smart" ones. The manufacturers can accomplish such a degree of intelligence with a relatively small number of LSI ICs and at practically no additional cost when compared to the implementation of an equivalent dumb terminal. There is a large variety of ICs, off-the-shelf, to accomplish such a feat and more are being incorporating more functions, greater introduced every other day, intelligence and lower power consumption. The consequences of such a technological revolution are evident, they allow manufacturers to pack more computing power into a smaller space and at a lower cost, to the extent that more equipment is becoming multi-functional. That is, it may operate as a terminal in one mode, as a word processor in another mode and yet be a personal or business computer.

One of the main forces behind the innovation and variety of terminal products available today is the constant competitive war among the industrial giants to grasp a larger share of the existing market. After all, necessity may be the mother of invention, but it is competition that fathers price-slashing, which in turn forces manufacturers to greater extents of innovation in order to remain competitive, thus being caught in a vicious circle. The end result is to expand the frontiers of science, since it is such industrial giants whom through their R & D laboratories are able to improve upon older methods, discover new techniques and/or invent new processes which further adds to the fast-paced technological revolution we are all part of today. However, industrial giants are not the only contributors; often enough, Universities through their R & D programs, as well as inventors, provide major technological breakthroughs.

A terminal's IQ depends upon its programmability and the features it offers the end-user. Table 1.1 summarizes the necessary capabilities and characteristics accepted as standard in this industry and supported by different manufacturers and OEMs, to a larger or lesser extent. For any particular terminal, its intelligence may be determined from this table by considering the number of features it supports.

	I. SYSTEM			DEVICE		IV. EDITING
	CAPABILITY	2	II. SOFTWARE	DRIVE CAPABILITY.		CAPABILITY
A.	User programmable	A.	High-level	A. Disk	۸.	Character Insert
	1. Firmware		languages	B. Platter		and Delete
	controlled		1. Pascal	C. Printer	В.	Line Insert and
	(with PROM-		2. Basic	D. Digitizer		Delete
	burn capability)		3. Other	E. Magnetic Tape	С.	Erase
	2. Data entry	В.	Assembly language	•		1. Charactèr
	controlled		Diagnostics			2. Line message
	(tape, disk,		1. Off-line			3. Field
	etc.)		2. On-line	,		4. Screen
В.	Off-line	D.	Graphics.color		D.	Character repeat
	processing		Graphics, monochrome			Block move
C.	Ability to control					Word wrap
	additional		control			Search & replace
	terminals	G.	ANSI control	•		Margin adjust
D.	Multiple CPUs	•				
	Over 64K RAM, with			•		
	expansion capabilit	v	1			
	change of the	J		NP _A		

III. AUXILIARY

TABLE 1.1

Possible Terminal Features; They Determine Termin

:ssage

repèat

replace

just

VII. TRANSMISSION CAPABILITY

- Insert A. Programmable 't and
 - **Function Keys** B. Numeric pad
- fields B. Programmable character
- generation C. Protected format 1. Alpha only
- 2. Numeric only
- D. Terminal command
- and status data E. Tabulation
- F. Alphanumeric Error
- message G. Cursor functions

 - 1. Position
 - 2. Blink 3. Home

 - 4. Tab -
- 5. Address read H. Manual scroll
- I. Paging
- J. Blinking
 - 1. Character
 - 2. Field
- K. Video
 - 1. Reverse
 - 2. High-Tow (fixed levels) or highlights
- L. Underline character
- M. Double-width characters
- N. Double-height characters

A. Multiple scrolling A. Buffered transmit

- B. Node
- C. Auto Call
- D. Partial Screen transmit
- E. Protocol Emulation
- F. Transmissioninterface format
 - 1. RS-232
 - 2. RS-449

1.4 The Man-Machine Interface

provide the basic I/O. Thus, the legibility of the display and the feel and usability of the keyboard are often the most important criteria by which the individual operator judges the quality of a terminal and the merits of working with a terminal-based system. The terminal designer and manufacturer must consider the two carefully; they are vital to the success or failure of the product.

The Visual Display: The visual display provides the operator with a means - and often the only means - for checking the content and accuracy of the information which is entered via his/her/own keyboard or which is communicated to the terminal from other parts of the system. In most terminal applications, therefore, the visual display serves a vitally important control function in allowing the information to be searched in order to locate specific items of information, errors, etc.

The effectiveness and ease with which this can be done depends on both the legibility and readibility of the display.

Poor legibility can have serious consequences on the ability of the individual operator to successfully and reliably carry out the work for which the terminal is intended. Thus, display legibility is, therefore, one of the most important criteria by which the merits and quality of a terminal-based system are judged.

To ensure the good readability of a visual display, a number of requirements should be satisfied with regards to the design, formation and stability of the character images. Coding, display capacity and formatting also play a major role in determining the suitability and ease of use of a terminal for specific applications. Among the key factors to consider which affect the legibility and readability of the display, there is:

.Character Formation Display Capacity Display Coding Image Stability

Scanning resolution
Character height
and width
Intercharacter
spacing
Line spacing
Upper & lower case
characters
Character color

Screen size
Scrolling
- single page
- multiple page
(by character or smooth)

Alphanumeric Flicker
codes Swim or drift
Graphics
Enhancement codes
- character
brightness
- reverse video

- blink - cursor·

The Keyboard: Keyboarding is a complex process in which the movement of the hands and fingers is activated and controlled by signals from the brain. These signals are generated in response to three basic types of feedback:

- 2. auditory feedback; and
- 3. Visual feedback.

Feedback, therefore, is important for accurate and rapid keying and must play an important part in the design and characteristics of the keyboard. The parameters of the keyboard and individual keys which affect its feel and usability and have a direct effect on the operator's keying efficiency, and frequency of errors, are:

- the shape and profile of the key tops
- keyboard profile and layout
- keyboard thickness
- the dimension of the keys
- size and coding of the key legends
- key force and travel
- tactile and/or audible feedback
- key-roll characteristics (2-key, n-key)
- color and reflection characteristics of the keys and keyboard surface
- provision of numeric pad and function keys

Thus, overall, the keyboard being the only operator data-entry device, must be designed to provide as much user friendliness as possible.

1.5 Terminal Problems and Human-Engineering Factors to be considered when Selecting a Terminal[35,36,37,38,39,40,41]

Although terminal features may be very appealing to the potential customer of a particular model, there are several problems he must be aware of which currently plague alphanumeric CRT display terminals in general. These include the following:

- tube too bulky
- limited display size
- lack of human factor design considerations
- lack of built in diagnostics to aid the customer in pinpointing failure problems

For the terminal manufacturer, it is advantageous to consider human-engineering factors and design them in, making the terminal more appealing due to its improved man-machine interface. These factors facilitate the operator's use and interaction with the terminal, thus

improving his/her efficiency and preventing or delaying fatigue and errors. The major human-engineering factors to be considered which determine the ergonomics, or working merits, of the terminal are:

- provision of tactile and audible feedback;
- detachable keyboard designed for minimum finger extension and comfort using color-coded or lighted special function keys;
- large 9 x 14 display font with generous spacing between lines and characters;
- lower case characters with descenders below the line;
- specially darkened and etched glass to diffuse the tube's surface reflections and increase contrast with the data being displayed on the screen;
- tube tilt features and swivel action to allow operator adjustment of viewing angle depending upon ambient lighting conditions, thus reducing glare;
- quiet displays (no fans incorporated);
- compact, lightweight displays to allow ease of relocation by operator;
- audible/visible alarms and controls for instantaneous operator feedback.

Other non-ergonomic factors which deserve special consideration are:

- modular design to simplify maintenance;
- built-in diagnostics to pinpoint failure problems:

The more features and ergonomics that are incorporated into the terminal, the better the product. However, the terminal's price tag will reflect the added features.

As a final note, it must be stressed that the terminal industry is about to face a turning point in the near future. The result of such an event is due to the commercial availability, in large quantities, of new processes and technologies which are presently reaching the maturing stage and are due for release within the next year or two. In particular, the following will influence the packaging, compactness, intelligence, and general features of future terminals:

- the solid-state flat panel display replacement of the CRT tube its weight, ruggedness and size will prove an unbeatable
 advantage over CRTs;
- multi-line dot-matrix LCDs their low power will prove crucial for portable compact flat terminals;
- voice recognition and voice synthesis built-in circuitry to speed up and ease the operator's interaction with the machine (leading to the keyboard's obsolesence?);
- larger memories: 128 K x 8 EPROMs, ROMs, RAMs
 - 256 K x 1 dynamic RAMs
 - Megabit RAMs;
- CMOS versions of existing 16- and 32-bit uPs.

CHAPTER 2

VIDEO BASICS

In order to effectively use the LSI CRT controller circuits available today, some background knowledge of TV and video electronics is a necessity. In this chapter we will describe the general principles of operation of the CRT and the basic design techniques of video terminals and TV. Since the theory of operation of the CRT is described in great detail in numerous texts, our description here will concern the general aspects one should know in order to understand the interface between a CRT and its controller.

2.1 The NTSC Standard

The television industry has been alive and well for over 30 years, and yet the method of transmitting and receiving video picture information has remained essentially unchanged. In fact, the only real controversy in all that time occurred around 1953 when the Federal Communication Commission (FCC) was assigned the task of deciding upon an industry standard, based on the recommendations of the National Television System Committee (NTSC), for color TV operation that would be compatible with the existing black and white standard. [8] The NTSC standard for black and white TV existing at the time, and the one decided upon then for color TV are still intact today and used quite successfully. Such a standard specified the horizontal and vertical sweeping frequencies, among other

parameters being used in North America. Understanding such parameters is becoming ever-more important as increasing numbers of home TVs are being used as low-cost video terminals.

2.2 Elements and Terminology

In all X-Y display applications, the purpose is to draw an image on the screen for human interaction. However, before discussing the methods of drawing these images, it is important to discuss display-related terminology and some of the important elements of a picture. Once this common ground is established, the methods of forming a picture can be analyzed in detail.

The important aspects of any picture are resolution, brightness and data density.

Resolution

Two types of resolution, spot size and addressable resolution, are important in discussing a display device. Spot size resolution is simply the diameter of the electron beam spot divided into the screen dimensions. Since the light intensity of a spot is not uniform across its diameter, measurement of spot size is not an exact science.[7]

Addressable resolution, on the other hand, has nothing to do with spot size, but simply is the incremental accuracy in which the beam can be positioned. The smallest positional electron beam divided into the CRT of the dimensions then gives the addressable resolution. Unlike resolution, addressable resolution exact computable number. It is important realize that, to addressable resolution holds no fixed relationship to spot resolution. Addressable resolution can be either greater or

less than spot resolution. The relationship of addressable resolution to spot resolution does play a significant role in the perceived "quality" of a display or picture.

Brightness

Brightness is simply the light output of the picture being displayed. The relative light output of a displayed picture is significantly different from the maximum light output capability of the CRT.

Data Density The amount of data displayed (data density) is simply the area of the CRT screen that is lit versus the entire screen size (or the amount of lit area versus dark area). The lit portion of the screen consists of all the alphanumeric characters that comprise the picture.

Raster

Raster is a predetermined pattern of scanning lines that provides substantially uniform coverage of an *area. other words the raster is the rectangular pattern of light which appears on the CRT screen when the screen is scanned by the electron beam.

Z-Axis

This refers to that part of the display that controls CRT It includes the input circuit, an amplifier intensity. (called the Z-axis amplifier), and the circuit that drives the CRT control grid. The control grid controls the amount of beam current allowed to fall on the phosphor at the front of the tube which varies the intensity of the picture.

2.3 CRT Deflection Fundamentals

The primary objective in any video display system is to present information to the viewer, whether it be in a picture format - as with standard broadcast TV - or in a text or graphic format - as with a computer. The device used for this purpose is the Cathode Ray Tube (CRT),

Figure 2.1a, a vacuum tube with a large, flat face coated with a special phosphor material that emits light when struck by an electron beam. A high voltage (15,000-25,000 volts) is used to accelerate the beam from the rear of the tube to the phosphor-coated face; the amount of light depends upon the beam current. The horizontal and vertical deflection circuitry determine which area on the screen is illuminated, with additional circuitry used to control the brightness, contrast, and focus of the display.

Two types of horizontal and vertical deflection methods - to deflect the beam inside the CRT - are in wide use today:

Electrostatic

Deflection

Used in lab oscilloscopes and high speed graphic provides the highest picture resolution and displays. speed. but also expensive to implement. Electrostatic deflection systems consist of complex containing gun structures two sets deflection plates; one set for horizontal deflection and one set for vertical deflection. Electrostatic deflection, involving voltage charging of capacitive plates to deflect the electron beam, is capable of magnitude higher several orders of electromagnetic for a comparable amplifier cost (but cost). Since even inexpensive industrial oscilloscopes generally are capable of displaying 500 kHz or more on the vertical axis (and often on the horizontal axis as well), it is not suprising that most oscilloscopes and X-Y displays use the electrostatic deflection scheme.




FIGURE 2.1a

Electromagnetic Deflection-Type CRT. Commonly used in television, computer display terminals and some inexpensive low frequency (less than 20 kHz) oscilloscopes.[7]




FIGURE 2.1b

CRT Deflection System - How the electron beam's movement is controlled.[5]

Electromagnetic Deflection

Electromagnetic deflection systems utilize an inductive coil (called a yoke) surrounding the neck of the CRT through which a current signal is passed to generate a magnetic field to deflect the electron beam. frequencies, inductors with few turns are necessary to obtain fast current changes, and larger currents are required field required to obtain the Consequently, above repetition rates of 20 kHz, large power dissipations are required to obtain full-scan Most television sets and computer display terminals use the magnetic deflection scheme.

Electromagnetic

vs. Electrostatic The major difference between the two systems are light output and frequency response. The magnetic system generally offers more light output while electrostatic system offers high-speed response at low In addition, magnetic deflection power consumption. does allows a wider beam-deflection angle than electrostatic deflection. Moreover. when full-screen defletion bandwidth desired is less than 20 kHz, the electromagnetic deflection system (amplifier and CRT) has a substantial cost advantage over an electrostatic system. This is one of the reasons television sets. medical monitors, ma ny and some oscilloscopes rely upon CRTs with electromagnetic deflection.[6][7]

When talking about methods of beam deflection, two more factors must be considered:

Light Output

Brightness, which is a function of beam current, is governed by the internal construction of the CRT. —Given the same spot size, with all other things equal, electromagnetic CRT will be brighter comparable electrostatic CRT. This is mainly due to the fact that the electromagnetic CRT gun structure is very simple, allowing most of the beam current to pass through to the screen. The electrostatic gun, on the other hand, has a large number of internal elements, and the front-most element of the focus lense has a relatively small aperture, which strips away 70-90% of the beam current just before the beam enters the deflection plate region thus, affecting the brightness output.

Deflection Speed

In either type of CRT, it is desirable to deflect the beam at as large a mechanical distance from the screen as feasible. This optimizes deflection sensitivity by the greatest deflection distance at the providing screen per volt, or gauss, of applied deflection field. In the electrostatic CRT, the plates must also be reasonably close together to achieve sufficient deflection field strength with an applied voltage in the range of 300 volts. A greater swing would create significant X and Y amplifier design problems.

Electrostatic displays have faster deflection systems and use less current than electromagnetic displays. This is the result of physics; the load of the deflection plates is only the stray capacitance of a few picofarads. On the other hand, the inductance of the yoke is the load to the driving amplifiers. The higher the inductance (i.e., more turns and stronger magnetic field), the easier it is to deflect the beam; however, higher inductance requires high power. To

lower the inductance reduces power requirements but also reduces deflection sensitivity. This then requires reduction in accelerating potentials in the CRT so that the beam can be deflected full screen, which also reduces the light output.[7]

Control of Deflection Direction


Whichever method is used, the deflection system may be thought of as an X-Y coordinate plot, with the horizontal being the X direction, and the vertical being the Y direction (see Figure 2.1b). The two variables (X and Y) may be controlled independently by two methods - plotting and sweeping - yielding three distinctly different display systems:

Plot X - Plot Y

In this method, known as stroke writing, a plot of X and Y is performed to produce a vector display. The beam is moved and illuminated only for the screen positions necessary to form the desired display. The CRT used is a storage-type CRT, in which the phosphor material has a long persistence allowing the beam trace to remain visible after the deflection operation.

In this method, used extensively in lab oscilloscopes, a variable time-base generator is used to repetitively move the beam from left to right across the screen (Sweep X). The beam is moved and illuminated in the Y direction by the vertical amplifier circuitry, which responds to external voltages (Plot Y), to produce a time-varying voltage waveform display. Both non-storage and storage-type CRT's are utilized.

Sweep X-Sweep Y This method, known as raster scan display, is used exclusively in broadcast TV and in most video



A sawtooth current, as illustrated here, when passed through a set of horizontal deflecting coils, will cause the electron beam to move from left to right and to the left again.

FIGURE 2.2 Raster Scan Display

The beam is moved at a constant rate from terminals. left to right by the horizontal sweep circuitry and from top to bottom by the vertical sweep circuitry, Since the raster scan rate is fixed, the display is rewritten (refreshed) at a periodic rate equal to the vertical scan frequency, eliminating the storage-type CRT. The horizontal and vertical scan rates are selected to provide refreshing often enough to prevent any visually annoying flicker in the display.

2.4 Principles of Scanning

١

In the NTSC raster scan video display, the electron beam is started Mn the upper lefthand corner of the screen and deflected horizontally to

the right (assuming the observer is facing the screen of the CRT) at a frequency of 15,750 Hz (63.5 us).[8] When the beam reaches the right side of the screen, a horizontal sync pulse occurs and the beam is returned (retraced) very quickly (approx. 5 us) to the left side of the screen (see Figure 2.2). During its motion from right to left, no picture information is transmitted; this is called blanking and its purpose is to prevent the electron beam from reaching the fluorescent screen. At the same time, the beam is also being deflected vertically from the top of the screen to the bottom at a frequency of 60 Hz (16.7 ms). When the beam reaches the bottom righthand corner of the screen, a vertical sync pulse occurs, and the beam is retraced very quickly (approx. 1 ms) to the top of the screen. Since the beam is being deflected in two directions simultaneously, each horizontal scan line is actually moving at an unnoticeable downward slope to the right (see Figure 2.2). The horizontal deflection occurs much more rapidly than the vertical deflection, allowing 262.5 (15,750 / 60) horizontal lines to be scanned within each vertical field. electron beam is moved across the screen, its intensity is varied in proportion to the picture information seen by the TV camera.

Flicker

The scanning frequencies used in NTSC TV were selected to present a flicker-free image with the appearance of smooth, continuous motion, within the allotted transmitting bandwidth.[5] In order to provide motion, the entire screen must be scanned within 1/20 sec (50 ms) or faster. This is the minimum time required for effective persistence of vision, which is the eye's ability to retain an image after it has been

Pemoved from direct view. The TV frame rate of 1/30 sec (33:4 ms) easily meets this requirement. However, to prevent flicker, the screen must be illuminated at least twice the 1/20 sec rate. This could be done by simply transmitting all 525 lines (the amount of lines necessary for good picture resolution) at twice the frame rate of 1/60 sec (16.7 ms), but this would require a transmitting bandwidth much higher than the allotted The method used to overcome this problem is called interlaced scanning, in which two fields (even-line field and odd-line field) of video information are transmitted at 1/30 sec, with every other field started 1/2 horizontal line later than the one before it. The two fields are interlaced at a 2 to 1 rate to produce one complete picture frame. Since the picture content changes at a rate slower than the field time (16.7 ms), the two fields appear to be seen simultaneously. effect is a frame every 33.4 ms, which is a composite of two 262.5-line fields and which can be transmitted within the 6 MHz channel bandwidth, resulting in a total screen resolution of 525 lines (see Figures 2.3a and 2.3b). Note that 525 times 30 results in the horizontal scanning frequency 15,750 Hz used in North-America.

The Video Signal

To work effectively, the horizontal and vertical deflection system must be precisely controlled by the signal sent from the broadcast TV transmitter. This is done by adding synchronization information to the picture information. The horizontal and vertical sync pulses which are transmitted keep the TV set locked to the exact scene that the camera sees. Figure 2.4 shows the horizontal and vertical sync pulse timing




FIGURE 2.3a
2 to 1 Odd Line Interlace Scanning





FIGURE 2.3b

Typical TV interlaced raster scanning pattern taking place during one frame.[7]



NOTE: A = H FOR FULL SCAN LINE
A = 0.5H FOR HALF SCAN LINE
H = HORIZONTAL SCAN LINE, INCLUDING RETRACE (63.5 us)

relationship. The horizontal pulses occur at the end of each line and the vertical pulses occur at the end of each field. Although the vertical sync that is produced during the vertical blanking period is composed of shorter pulses at twice the horizontal rate, it is actually converted in the TV chassis to a single vertical sync pulse with a duration of 190.5 us and a repetition rate of 16.7 ms. The equalizing pulses and serrated vertical pulses are used to maintain horizontal sync during the vertical retrace time. Also, during both the horizontal and vertical blanking time, the video information is held at the black level to prevent interference with normal picture quality. Although Figure 2.4 shows the two-to-one interlace relationship (A), it is not absolutely necessary for video terminal applications and is often omitted.

Since the horizontal and vertical sync are transmitted together, some facility must be provided in the TV set to distinguish between the two. This operation is performed by the sync separator section of the TV. The two basic circuits used are the differentiator and the integrator. The differentiator responds to sync clock-edges at the horizontal timing frequency and triggers an oscillator that is free-running near the 15,750 Hz rate. The integrator responds to the sync pulse width at the vertical timing frequency and triggers an oscillator that is free-running near the 60 Hz rate. The normal horizontal sync pulses are ignored by the vertical integrator circuit because their comparatively low duty cycle cannot charge the integrator to the vertical oscillator trigger point. During vertical retrace, however, the serrated vertical pulses, which are essentially double-frequency inverted horizontal pulses, provide a much

كميت

higher duty cycle that allows the vertical integrator to charge to the necessary trigger level. Because the equalizing and serrated pulses are at a multiple (2H) of the horizontal scanning frequency, the horizontal differentiator continues to respond to these pulses, maintaining horizontal sync during vertical retrace. After the horizontal vertical sync pulses are separated they are sent to their respective drive circuits to control the CRT deflection yokes.

The video information is also separated at this time and sent to the video amplifiers and CRT drive circuits. The scene, as it appears to the TV camera, can now be displayed in a synchronized time relation to the viewer. Figure 2.5 shows a simplified block diagram of a typical black and white TV chassis. The information presented thus far has followed a route from the CRT to point B in the diagram. The remaining circuitry is used to amplify the RF antenna signal, select the desired channel, and recover the video, sync, and sound information from the modulated RF carrier frequency.

It is at point B that many CRT controller circuits used in video terminal applications are connected. The composite video and sync signal produced by the CRT controller is designed to interface at a standard video input level as shown in Figure 2.6. However, some CRT controllers interface earlier or later in the block diagram signal path. In the earlier path, the composite video and sync signal from the CRT controller is used to drive an RF modulator circuit, which produces a standard output that contains a modulated Radio Frequency signal with a carrier frequency




FIGURE 2.5 Simplified TV Receiver Block Diagram[5]




FIGURE 2.6
Standard Video Signal Levels

equal to the TV channel picture carrier (i.e., Channel 2 = 55.25 MHz). This signal is essentially the same as the signal produced by broadcast TV transmitter and may be connected directly to a standard TV at the antenna terminal inputs. This method, provides a simple interface, but requires the use of the TV IF and RF sections shown in Figure 2.5. signal bandwidth is also limited by the RF section and the 4.5 MHz sound section, preventing more than approximately 40 characters from displayed horizontally on the screen. Since these signal limiting by-passed using the composite video method, which is sections connected at point B, higher resolution displays are possible. method may require minor modifications to a standard TV chassis to interface at point B, although some commercial models are supplied with an external video input for use in monitor applications. Other commercial models are available strictly for monitor use, with the RF and IF sections omitted, offering higher resolution display capabilities.

Standard TV chassis circuitry may be further reduced by interfacing still later in the signal path by using separate horizontal, vertical, and video signals connected directly to the appropriate TV drive circuits. This method is most often used for high resolution color monitors and the drive circuits required often use non-standard signals, making interfacing more difficult, thereby limiting the CRT controller to a particular TV chassis type.

2.5 Summary

Obviously, many options are available to both the CRT controller designer and user. Of the many controller circuits on the market, few are

directly interchangeable. Some are intended for low resolution and simple interfacing, while others are quite complex, in both circuitry and display capability. The user will find it necessary to decide on a CRT controller circuit, based on such factors as display density, ease of interfacing, additional IC circuitry required, cost, flexibility, and second-sourcing. However, since the broadcast TV standards, and subsequently the video terminal requirements, have long been established, new application design pains are somewhat eased. In some cases, the low-cost, production volume and time-tested equipment produced by the broadcast TV industry is used to advantage by the video terminal industry, to the point, in fact, of using standard TV chassis as video display units. However, in the case of most CRT terminal manufacturers, their video display units are designed to conform to the specifications of each particular model.

CHAPTER 3

CRT CONTROLLER FUNDAMENTALS

The widespread and ever-increasing use of CRTs in computer terminals has led semiconductor manufacturers to design LSI devices to simplify and reduce the costs of control functions for CRT-based terminals. In this chapter we will take a look at the basic building blocks making up a CRT controller (CRTC), as well as the terminology and definitions which apply in general to all of the CRTCs we will consider later on. We will also consider the circuitry necessary to interface directly with any CRTC, regardless of the approach it uses to communicate with the central processor and the screen memory.

3.1 Introduction

The CRTC is an LSI controller which is designed to provide an interface for microprocessors to raster scan type CRT displays. Most CRT controllers available off-the-shelf today belong to a particular family of devices, depending upon the IC semiconductor manufacturer who makes them, and are thus designed to have direct signal compatability with the family's microprocessor(s) and/or microcomputer(s) to provide ease of interfacing. Some of the CRTCs may be easily interfaced to other processors which don't belong to their family, at the expense of using extra hardware in order to obtain the correct interface signals.

The CRTC's primary function is to generate timing signals which are necessary for raster scan type CRT displays according to the

specifications programmed in the CPU's ROM. In order to incorporate versatility into such devices, most CRTCs are designed as programmable controllers. This allows applicability to a wide-range of CRT display formats; from small, low-function character displays to raster type full graphic displays, as well as large high-function graphic displays.

3.2 Basic Building Blocks Making Up a CRTC

Most CRTCs nowadays, replace the equivalent of from 30 to 40 or more MSI discrete ICs making up the CRT controller functional block of the first and second generation terminals. Figure 3.1 shows a general block diagram of the circuitry making up such a discrete CRT controller. The basic building blocks are as follows:

- 1. The Master Dot oscillator and timing counters.
- 2. Valid position decoders and address counters.
- 3. Cursor control and scrolling.
- 4. Video memory and character dot decoder.
- 5. Video generation circuitry.

As will be shown later, most of the circuitry in Figure 3.1 has been replaced by an LSI chip, the CRTC. Mainly, the circuitry making up sections 1, 2 and 3, nowadays resides within most CRTCs with minor modifications from IC semiconductor manufacturer to manufacturer. Not only that, but programmability has been incorporated as well in such devices, giving rise to highly versatile, low power, low cost and highly reliable controllers.





FIGURE 3.1
General block diagram of a CRT controller made u



Although chapter 2 clearly pointed out the CRT signal standards adopted by the TV industry before we go any further, when it comes to interfacing to a TV or monitor several points require further consideration and clarification. Keeping them in mind will allow the designer to compromise whenever difficulties arise, as well as recommend appropriate equipment purchase. These points are as follows:

1. Horizontal Sync

Although the standard horizontal sweep frequency is 15.75 KHz (63.5 usec/line), this can vary by as much as .10% for most display systems without degrading picture quality and synchronization.

2. Vertical Sync

Vertical sweep can vary between 45 to 65 Hz, however, in many CRT display systems, the power supplies are poorly filtered and shielded, which causes some line-frequency modulation of the raster. Ideally, the sweep rate should be equal to the power-line frequency for the best display. If the vertical sweep isn't synchronized, the raster will appear to move at the difference of the two frequencies, i.e., the beat frequency. However, if the two frequencies are equal, no beat frequency results, preventing modulation of the raster.

3. Interlace/
Non-Interlace
(Higher Horizontal
Sync)

For 60 Hz line frequencies, there are 262.5 lines per complete raster scan. However, in many applications such a line count does not provide enough resolution. A possible solution is to use

interlacing - inserting a second set of lines between the first set. Unfortunately, the line sets are not generated simultaneously. As a result, several disadvantages take place when using this technique:

- (1) the circuitry necessary for scanning is more complex than in non-interlaced display circuits;
- (11) the overall vertical refresh rate drops to half that of non-interlaced units; as a result, the display can flicker when you use a CRT monitor with standard P4 phosphor (a fast reacting phosphor low persistence). For best viewing, in this case, a P31, P33 or P39 high-persistence phosphor CRT should be used.

Another way to get good resolution, without interlacing, is to use a CRT system that operates at a higher horizontal sweep frequency to obtain more scan lines per field. However, these systems are more expensive than TV monitors and use non-standard horizontal scan components.

Composite Video

It is preferrable to use a single, composite video signal and let the circuits inside the monitor separate it into its component parts. The major advantage of a composite video signal is that it can be sent over long distances on a single 75 \(\infty \) coaxial cable.

3.4 Description of CRT Controller Operation

In order to be able to understand how the CRT LSI controller operates, we must first of all comprehend the interaction of the different blocks making up the discrete logic CRT controller, as depicted in Figure 3.1. The operation applies to most CRT controllers, whether discrete or integrated, or may vary slightly; however, the principle of the matter is standard.

The main part of any CRT-monitor control system is its sync generator, which provides all the sync and timing signals necessary to control the display. To design a sync generator in the most straightforward manner, first the CRT screen is divided into small cells. Then the beam's position is controlled by keeping track of the cell number where it is positioned.


Character Generator kogic

The cells are also handy for generating characters, since each character can be defined as requiring one cell. For alphanumeric displays, each cell usually corresponds to one character position. In graphic displays, a cell can be a single dot or a group of dots.[10]


In the case of alphanumeric displays, characters are generated by lighting up the proper combination of dots in a 5×7 or a 7×9 dot matrix that makes up the cell, Figure 3.2a. However, many other dot matrix combinations are available or may be designed into the system, depending upon system parameters. The patterns for each character are

· O

often stored in a character-generator ROM (or EPROM).[14,15,16] For the CRT display, the ROM should be row addressable, not column addressable, as will be shown later. The cell (or each character dot matrix) on the CRT screen must also allow for horizontal and vertical row spacing - usually one (or two) extra row(s) or columns(s) of unlit dots, Figure 3.2b - to provide separation between characters, then the cell becomes either 6 x 8 (7 x 9) or 8 x 10 (9 x 11) dots. Some of the ROMs also include the blank lines of dots needed for separation, so the external circuits can be simplified even further, Figure 3.3.



Standard 5 x 7 and 7 x 9 dot a matrix displays can be generated from ROM (EPROM)-based data.[10]




5 x 7 dot matrix showing separation between characters.[11]

FIGURE 3.2

ROW SELECT TRUTH TABLE				. MCM66710			MCM66720				
RS3	RS2	RS1	ASO	OUTPUT		,	ROW	,		ROV	N.
0	0	0	0	RO		•	NO.		•	NO	
0	0	0	וו	R1						BBB() BO	
0	0	1	0	R2	-	000000	□ R15 □ R14				
0	0	1	1	No. '						300 8 82	======
0	1	0	0	R4					3 00i	300 . 83	
0	1	0	1	R5						BBBD R4	
0	1	. 1	0 -	R6			R 10			0000 AS	
0	1	`1	14	R7						0000 R	
1	0	0	0	R8			D RE			DODO RE	
1.	0	0	1	R9			R7 R6				
1	. 0	1	0	R10					D6	DO	D6 D0
.1	0 '	1	1	R11		555555			•		
1	1	0	0	R12			□ R3				3
1	1	0	1	A13			□ R2			J	
1	1	1	0	R14							
1	1	1	1	' R15	_	D00000	□ RØ	DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD			~

Motorla Semiconductor MCM66700 series character generator uses 7-bit address code to select 1 of 128 characters in 7 x 9 matrix. 4-bit row select code causes one row of the addressed character to appear at seven output lines. Most ROMs in the series provide shift capability for characters extending below the line, as is the case with MCM66710. Others, such as MCM66720, do not have that capability. Preprogrammed ROMs provide various character sets. The user has the option of obtaining custom programming of the ROM.[13]

FIGURE 3.3



Typical Character Generator ROM configuration shown with parallel-toserial shift register to convert the ROM's character data into dot information.[12]

FIGURE 3.4

The ROMs require two sets of input addresses - one for the character to be addressed and one for either the row or column of the character to be displayed, *Figure 3.4. The ROM inputs are usually ASCII-encoded so that a keyboard's output can be fed directly to the ROM.

To visualize how the characters are displayed on the CRT, once again we must consider the scanning process taking place in the monitor. Inside the video display, the character generator receives stable row and character addresses to determine which character is to be displayed. Then the output of the generator is loaded into a shift register and clocked out to form the video signal, Figure 3.4. Hence, a master clock is needed to synchronize all the timing, see Figure 3.1. It is at this VIDEO input that the dot information making up each character is provided. purpose of the shift register is to convert data that is normally handled in 8-bit parallel format by the ROM into a serial bit stream needed to create a corresponding data character on the CRT screen. The ROM merely holds the desired character matrix to be displayed on the CRT, and since each character on the screen is represented by many dots, it takes more than 8 bits of information to represent an alphanumeric character usually it takes 1 byte per scan line making up the character's dot matrix.

Figure 3.5 shows the sequence that takes place when displaying the first seven-characters of a single character row of alphanumeric data on a CRT screen. Since the CRT electron beam provides slices of the characters, one row at a time, as it scans a line, first, the dot

=	Character	Character	Character	Character	6th Character	Character			
First Line of a Character Row									
	Character	Character	Character	Character	6th Character	Character			
Second Line of a Character Row									
		3rd	4th	. 5th	6th Character				
			0000000						
Third Line of a Character Row									
 					6th				
						0000000			
				0					

FIGURE 3.5

Seventh Line of a Character Row


Display of the first seven characters making up a character row of data. The character dot matrix is 5 x 7.[11]

information for scan line 1 is applied via the video input to the CRT. Then the dot pattern for all the characters on scan line 1 are presented consecutively. At the end of the first scan line, the dot information for scan line 2 is presented to the CRT. Such a sequence is repeated until all the scan lines for that character row (depending on the size of the character's dot matrix) have been completed. In our example, Figure 3.5. since the character matrix is 5 x 7, the dot information for each character making up this character-line is presented to the CRT a total of seven times. As shown, the dot pattern presented for each character differs/for every scan line. Such a phenomena is clearly seen if one examines closely Figure 3.6. For every row making up the character matrix of the letter A, there corresponds a particular byte of information, pertinent to the row being scanned by the CRT. For every character of every row the outputs of the character generator ROM are transferred to parallel-to-serial register. and then shifted into the video-generation circuits via the shift register's serial output to provide the relevant character dot pattern to be displayed. everything happens in synchronism.

Character Generator

If we want to be able to display the entire ASCII code on the CRT, that is, 128 characters, and that we are using a 5 x 7 character dot matrix, we will need a 4480-bit ROM (i.e., $128 \times 5 \times 7$). There are two approaches open to obtain such a device, either:

(a) programming an EPROM with the character format needed;



RESULT: "A" ASCII '41H

NOTE 1: The first and last byte of the cell is 00H to provide vertical spacing between characters.

NOTE 2: The cell matrix is actually 7×9 dots on a 5×7 only visible character matrix.

FIGURE 3.6

Typical information stored on character generator ROM for the letter A (or ASCII 41H).

(b) buying a pre-programmed ROM character generator available from different companies.

There are off-the-shelf character generator devices available which provide the required dot patterns for full ASCII character sets with a 5×7 , 7×9 and other dot matrix formats. One of the specifications worth noting about such devices is that some of them offer descenders for such lower case letters as j, g, q, and y, while others don't. Those that don't are restricted to a smaller dot matrix size such as 5×7 , hence when such letters are displayed on the CRT they may lead to confusion on the part of the operator. Instead, character generators with larger cell sizes allow such letters to be extended below the baseline (making use of descenders) thus making the text perfectly readable and unambiguous.

The amount of logic included on such devices varies from device to device, some include character address latches, scan line counters and parallel-to-serial shift registers, while others consist only of the ROM with the necessary dot patterns stored in the device.[12]

The Sync Generator

In most CRT terminals designed for the display of alphanumeric data, the relevant CRT display used is of the raster scan type. Such a display has the particularity of utilizing a master clock from which all other timing is derived. To generate such timing, the logic must decode the appropriate counter states, see Figure 3.1, allowing the derivation of all signals such as the scanning, horizontal and vertical TV synchronization and blanking.


The clock that drives the sync generator and video shift register operates at what is called the **dot frequency**, which can be calculated by:

fdot = fline x number of lines x number of character cells per line x
number of horizontal dots per character cell

where: number of lines. = number of character lines. x number of rows per character cell

The dot frequency is fed into a counter that divides by the number of dots per character, Figure 3.7. Logic circuits driven by this counter control the flow of data to the shift register delivering the serial video data. The final output of the dot counter drives another counter that keeps track of the number of characters on the current line, the character cell counter.

Most TV sets and monitors are purposely adjusted to overscan. that is, the picture on the CRT screen is intentionally adjusted to be larger than the screen. The reason for this is to allow the horizontal and vertical sync pulses to take place while the beam is in the overscanned region of the display. In general, such an overscanning is about 20 to 25% more than the total number of displayed characters during the horizontal scanning and the sync pulse is placed in the middle of the retrace interval. Hence, making allowances for the number of displayed characters along with the necessary retrace time, thus an 80 character line should be designed to have about 100 characters. That is, an extra 25% more characters for retrace.



Inside the sync generator many counters are used to generate all the various timing signals and provide the addresses for the RAM where the displayed data is temporarily stored.

Logic circuits connected to the character-cell counter can generate the necessary sync and blanking signals during the non-display portion of the line, see Figure 3.7, and the outputs of the character-cell counter can also be used to drive some of the address lines of the display memory.

The output of the character-cell counter also feeds to another counter that keeps track of the number of lines or rows (i.e., scan lines) displayed for a particular character-cell. This character-row counter feeds its output directly to the row-address lines of the character generator.

One more major counter is used in the system - a character-line counter. Fed by the final output of the character-row counter, it keeps track of how many character lines have been displayed. To permit enough time for the vertical retrace of the beam, the count value must be about 10% more than actually needed. The logic that generates the vertical sync and blanking signals is controlled by this counter. Additionally, some of the outputs can be used to drive the remaining address lines of the character memory.

Since a CRT doesn't hold data on the screen indefinitely, all video data must be refreshed or rewritten, every 1/30 of a second at least. To hold all the data that must be displayed, a block of fairly fast RAM must be used for temporary storage. Each full screen of data is often referred to as a page, and the minimum storage usually included for a display is one page. However, some terminals that are designed to handle large amounts of data, can often store several pages of data.

Video (Screen or Display) Memory

At the system level, specific regions of the memory map are allocated exclusively to the display. The memory area used for such a purpose is often referred to as "video RAM", versus the rest of the RAM known as "system RAM". Although any kind of memory can be used in page storage - the type of memory page used is governed by the type of memory circuit and the method of interface - either static or dynamic RAMs are utilized since they are the easiest memory to use. In the case of dynamic RAMs, the sync generator can carry out the memory refreshing. Thus, in display systems requiring a great deal of memory, the lower cost of dynamic RAMs outweighs their disadvantages. Static RAM interfacing is simple and requires no refreshing.

The sync generator circuit, besides supplying the timing necessary to provide horizontal and vertical sync, also scans the screen's memory page. As the scanning takes place, the data in the screen memory is presented to the character generator, which then sends the appropriate dot stream to the CRT.

On a more detailed basis, let's consider how everything is interrelated. The video RAM organization for a typical interface arrangement between a sync generator and the video page memory is shown in Figure 3.8. Considering we wish to display on the CRT the message "VIDEO RAM", as in Figure 3.9, the circuitry will operate as follows:





FIGURE 3.8

A video RAM circuit combines the sync generator with all the counting circuits, the character generator and the necessary memory page(s) to form an almost complete video display system. The refresh memory is shared between the sync generator and the up. Unfortunately, accesses by the up interrupt refreshing and streaks can be seen on the screen. The sync generator, shown dotted, creates all timing signals. The handshaking address control logic is used to make sure the up does not contend with the sync generator while the latter is trying to access the video RAM.[17]



CHARACTER GENERATOR ADRESS SELECTS CHARACTER (ASCII CODE) TO BE DISPLAYED




FIGURE 3.9

Standard 5 x 7 and 7 x 9 dot matrix displays can be generated from ROM (EPROM)-Based character generators. To actually form the characters, a line-by-line slice is read out from the row-addressable character generator.

Shown above is a 7 x 9 character matrix (with 1 dot separation between characters) on an 8 x 10 dot matrix.

The character's screen image begins with the electron beam, at the top left hand corner of the display, writing a slice through the series of characters making up the "VIDEO RAM" message, as it scans a line. The column address of the memory is controlled by the character-cell counter. next line, a different slice of the same characters is scanned through since only the address to the scan (or row) line inputs of the character-generator ROM has changed. due to the character-cell counter incrementing each time at the end of the count corresponding to the total number of characters that are to appear on a line. The character-row counter incrementation continues until this counter resets and increments the character-line counter. That is, since we have a 7 x 9 character matrix within an 8 x 10 dot matrix (Figure 3.9), the extra row and column serving for character separation, after the cell line counter reaches a count of 9 (or the tenth count), it resets. Note that the character-line. counter is interpreted as the row address of page memory. Thus, the beam then starts to slice through another set of characters on the new (or next) line. Table 3.1 shows the sequence of events taking place synchronously while writing the display memory contents on the CRT.

Addressing the Display Memory

Presently, two methods exist for addressing the display memory; either linearly or on a row/column basis. Each has its advantages and disadvantages.

CHARACTER COUNTER
OUTPUT
(DISPLAY RAM COLUMN)
ADDRESS

Line of Character Counter OUTFUT (CHARACTER GENERATOR ROW) ADDRESS

65

	HARACTER-LIN		DISPLAY RAM DATA (ASCII CODE OUTPUT)		CHARACTER GENERATOR OUTPUT	COMMENTS
•	top 0 line of 0 display 0 0 0 0 0 0	01234 5678	V (56 H)* I (49 H) D (44 H) E (45 H) O (4F H) space (00 H) R (52 H) A (41 H) M (4D H)	0 (first scan 0 line of 0 character) 0 0 0	10000010 01111100 11111110 11111110 00111000 000000	top row E of O letter R A M
	000000000000000000000000000000000000000	0 1 2 3 4 5 6 7 8	Y I D E O space R A M	1 (second scan 1 line of 1 character) 1 1 1 1	10000010 00010000 01000010 1000000 01000100 000000	
	0	0	V	2	0	•

separation between characters

TABLE 3.1 .

^{*}ASCII code corresponding to character

Linear Addressing

In this case the addressing is done as if all locations on the display were stored in a continuous string of memory locations. To the uP, this is the way the memory is configured. Hence, as the data appears on the CRT, the first character of each row is stored in the memory location immediately following the last character of the previous row, Figure 3.10.[12]

Row/Column Addressing

This methods is used when the number of characters on a row equals some power of two. Otherwise. when going 'from the last character of one row to the first character of the next row, some memory locations will not be accessed and remain useless. Figure 3.10. There are ways around this problem, such as using external logic or ROM to map the (which addresses generated bу the are continuous) and those generated by the controller for the display memory into the same address space.[12]

Thus, when having to implement text editing functions such as insert/delete line and/or character, it is often most convenient and efficient if the data can be handled on a display line basis. This is where the row/column addressing approach excels, and helps in simplifying the software. However, the price paid is memory inefficiency since some of the display locations are not used. The tradeoffs the designer must make when considering the use of any one of these two techniques are:

more complicated software for text manipulation (and thus, more system RAM needed) when using linear addressing; or

Linear Mineryl Addressing (Decempi addresses)

0	1	2		[78	79	Ť
80	81	Í				159	
160		<i>y</i> -	\prod			239	
				\prod			
)[7
1760					1838	1839	
1840	1841			"	1918	1919	
	ابسا		 = 0.00	erecter	 	 	_

Row/Column Addressing (Decimal addresses)




FIGURE 3.10

Linear versus Row/Column Memory Addressing[12]

 inefficient use of memory space and additional address mapping logic when using rqw/column addressing.

Interfacing the Memory to the Display

Ideally, the display memory of any CRT terminal system should be accessible to two sources: the sync generator (or CRT controller) and the up. However, there exists a classic memory contention problem common to all CRT displays. The problem arises when the display (refresh) memory must be accessed by both the sync generator (or CRT controller) to refresh the screen and by the CPU to update the screen's information. Which of the two should be given priority? The result is that:

- (a) \either the CPU's throughput is restricted; or
- (b) the screen flickers annoyingly (exhibiting "snow") when the refresh memory is accessed.[10,12,17]

The three most commonly used techniques to solve such a problem are:

- 1. a video RAM interface;
- 2. a direct memory access (DMA) interface; or
- 3. a transparent (or interlace) memory interface.

Let's start by describing the easiest method.

The Video RAM (VRAM) Interface

This approach uses a memory mapped addressing technique to access the video (or refresh) RAM. The CPU and the sync generator (or CRT controller) share the video RAM via a two-input multiplexing circuitry, Figure 3.8.

Normally, the sync generator's address outputs control the display memory. However, due to the multiplexer, the address lines of the memory

can thus be switched between two sets of address data, the generator's and the up's. The switching is controlled by a single address line from the up that is used much like a chip select line.

The memory input/output bus is connected to the system's data bus via three-state transceivers. They are controlled by the up's read/write and chip select lines. Thus, by activating the chip select line, the external system can take control of the video RAM. This organization creates a display interface that looks like a RAM to the CPU, hence the name video RAM. Each character position on the screen corresponds to a particular memory location.

The disadvantage: using such an arrangement, the CPU (who has the priority over the sync generator) access to the VRAM, for either a read or write operation, interrupts the normal scanning of the display memory. This results in visible streaks or glitches (normally referred to as "snow") on the CRT screen.[12,17] This problem usually doesn't matter if memory **Ccesses occur in infrequent burst for updates. However, such is not the case usually, since display refreshing is carried out quite frequently on a regular basis. This interference can be eliminated by confining VRAM access to the horizontal and vertical retrace intervals, but this severely restricts the frequency of screen updates.

The DMA Interface

This approach can eliminate altogether the problem of CRT memory scanning since the refresh memory is part of the CPU's system memory.

Figure 3.11. When the display has to access the memory for refreshing the data on the screen, it must stop the uP in order for it to release control of the address and data; buses to an external device, called the DMA controller. This device is in turn controlled by the sync generator (or the CRT controller).[12,17]

The sync generator requests data from the system RAM in bursts via the DMA controller. The controller transfers information from the RAM to the CRT display's buffer memory, which can then be read out by the sync generator and put on the screen.




FIGURE 3.11

Direct memory access. The refresh memory is directly addressable by the microrocessor in the DMA approach. However, the microprocessor is now responsible for refreshing the screen and is slowed down by the frequency with which this must be done.[12,17]

The disadvantage: while this method avoids the interference problem of the video RAM previously mentioned, it is more complex and more expensive to put into use. Also, since screen refreshing occurs frequently, when a DMA occurs, the CPU is forced to stop, thus slowing and cutting down system speed.

The Transparent Memory Interface[12,17]

This approach is similar to the video RAM interface, except that the memory is regularly and systematically made available to both the uP and sync generator, Figure 3.12. Access to the memory is still controlled by a multiplexer. However, the multiplexer is alternated between the uP's address bus and the sync generator outputs no matter what. memory appears to be transparent to both. The signal controlling the address-multiplexer switching is connected to a square-wave (which acts as a single phase clock) derived from the sync generator dot counter. Figure 3.13. Each square-wave period equals one character-cell time, and during the second half of each cycle the RAM is connected to the sync generator address lines. Considering Figure 3.13, it can be clearly seen that the RAM speed must be faster than half a cell time. During this same half cell time, the next character to be displayed is transferred from the RAM and stored in the pipeline latch. Note that a handshake control block (Figure 3.13) helps the processor coordinate its access to the RAM so that it doesn't interfere with the sync generator.

The RAM is connected to the uP address bus during the first half of the character cell. Thus, data transfers from the uP can occur only





FIGURE 3.12

Transparent memory. The problems inherent in both the video-RAM and the DMA approach are neatly solved with the transparent-memory concept. The screen is never carbled and the CPU can run at top speed. The penalty is cost: a little erra, faster RAM is required.[17]



- A DISPLAY MEMORY AVAILABLE TO THE MICROPROCESSOR
- B DISPLAY MEMORY AVAILABLE TO THE SYNC GENERATOR

FIGURE 3.13

To control the timing all that's needed is a single-phase clock. When High it lets the processor feed into the multiplexer. When Low, it lets the sync generator control the display memory through the multiplexer.

during this time frame. Write operations are straightforward, provided that the uP holds the data stable on the data bus throughout the required half cell time. For read operations, a data latch (see Figure 3.13) must be added to retain the memory data longer than the half cell time during which it is available. The only requirement for the uP is that it must have some form of wait or bus reply control line so that data transfers can be synchronized to the next available character-cell time.

Due to its more complex multiplexing, transparent memory requires two to four more MSI TTL packages than does a standard video RAM design. However, a single LSI chip, Motorola's MC6883, Synchronous Address Multiplexer can do the same job. Comparing Figures 3.8 and 3.12 we can see that, the video RAM interface approach is the basis for the transparent method technique with two extra blocks, the pipeline and data latches. Also, the memory must be twice as fast as that used in the video RAM. In return for these two penalties, this method solves the memory-contention problem.

As will be shown in Chapter 4, among the CRT controllers available off-the shelf, some lend themselves more easily to one technique of interfacing than another.

Memory Speed Considerations When Interfacing

Memory speed is important especially when a large number of characters are to be displayed per line, since the memory's access time can affect the display performance. The greater the number of characters,

As a direct result, the time available to look up the ASCII-character code in the refresh memory and the character slice in the character generator ROM becomes smaller.

The time available for such functions is known as the character-cell time. This is fixed by the time, in microseconds, of a line scan divided by the total number of characters per line. However, regardless of the interfacing technique used, this timing is critical and must be respected to allow proper system synchronism and functioning.

Controlling the Screen Data

All CRT terminals, depending upon their degree of intelligence, provide the operator with more or less a variety of functions to control the screen data. Among others, the necessary ones are:

Cursor Control: The cursor indicates to the operator where the next character to be entered will be positioned. On the screen, the cursor may appear in one of two forms:

- as a block-type symbol that may either blink on and off or remain on; or
- as an underline-type symbol that may blink on and off or remain on.

By direct intervention from the keyboard, the cursor movement may be controlled in at least 4 directions: up, down, right and left. Part of the circuitry making up the sync generator controls the cursor; refer back to Figure 3.1.

Scroll Control: Since the CRT screen displays one page of memory at a time, once the bottom line of the screen is reached and filled, the next carriage return will move the text on the screen up, forcing the top row of the page to disappear from view and the new bottom row will be shown empty. This is called scrolling and it is carried out on a character-line-to-character-line basis. However, scrolling may take place "smoothly" if it is carried out on a "scan-line-to-scan-line" basis.

The simplest method used to scroll, in order not to burden the CPU, is to keep the address of the screen memory location associated with the first character of the top line in a register. Hence, every time a line is to be scrolled, the contents of this register is incremented by the number of characters per line, thus, pointing to the next line's first character as being the top of the page. Using such a method, no data movement actually takes place, but merely the pointer is different.

when scrolling, whether it be for terminals having a single or several page screen memory capability, there is a phenomena known as wraparound that takes place. This wraparound concerns the screen memory, and is such that when the last line of the last page is being displayed on the last row and a scroll is performed, the next line to be displayed will correspond to the first line of the screen memory. One can picture this as if the first line and last line of the screen memory were adjacent to each other in a circular fashion, thus, wrapping around.

Incorporated as part of the scroll control is another function

depression of a single key. In this case, to the register containing the address of the top of the page being displayed is added the total number of characters held in one page thus forcing it to point to the next page's top.

CRT Timing Chain Example - Putting It All Together

Before designing an interface between a uP and a sync generator (or CRT controller), the designer must decide upon several factors depending upon system requirements. That is, the type of display format and the drive technique - how many lines, how many characters per line, how many dots per character position and whether interlaced or non-interlaced raster scanning will be used.

In general, a CRT display system is the most flexible display one can interface with a up. Under program control, the CRT's electron beam can be made to form any character or pattern desired, provided the timing, character generator, CRT monitor, memory speed and interfacing have been carefully chosen. In order to show the adequate procedure to follow when deriving the CRT timing chain parameters, let's consider an example.

Design Parameters: the actual design must start by selecting as screen format and a character generator. Since the 80-character x 24-line format is an industry standard, let's use it in our example. With regards to the character generator, the character-cell will consist of a 6 x 8 character formed in an 8 x 10 documents.

Horizontal Parameters: The HORIZONTAL PERIOD contains both the displayed portion of the scan and the retrace time. The horizontal synchronization (HSYNC) scan frequency used in North America is 15.75 KHz ±10% (i.e., 63.49 ±6 usec), however, we will use a frequency of 15625 Hz, which is within the prowed tolerance, in order to obtain an even 64 usec duration for each horizontal scan line. Before proceeding any further, two more things must be kept in mind when considering the HSYNC bulse to be generated:

- 1. It must take place approximately in the middle of the horizontal blanking interval during each horizontal scan line.
- the horizontal blanking should be approximately 20 to 25% of the horizontal scanning period.

To further illustrate the importance that timing plays, let's have a closer look at the HSYNC/signal. The horizontal retrace time is often subdivided into three intervals as shown in Figure 3.14:




FIGURE 3.14 Horizontal Timing

1. HSYNC Delay (or front porch) - the number of character times delay after the display period until the HSYNC pulse;

7

- 2. HSYNC Pulse the width of the horizontal sync pulse (defined in character times);
- 3. Horizontal Scan Delay (back porch) the character times delay ?

This interval is required as a window in the horizontal scan period to allow the beam to return or RETRACE to the left side of the screen. The retrace time is internal to the CRT monitor and is a function of horizontal scan components. The retrace time is always (must be) less than the horizontal blanking interval. The designer must determine the values of these three intervals from the operating characteristics of the CRT monitor being used. However, typical values compatible with a wide range of commercial CRT monitors dictate a ratio of 1:2:2 to be kept among them. By the same token, the horizontal blanking range should be between 10 to 12 usec.

Since we want to display 80 characters per line, to keep calculations simple, let's consider a **total** of 100 characters on a line, thus resulting in a 25% allowable retrace time. The character rate, the rate at which characters are displayed on the screen, thus would be:

character rate (clock) = horizontal scan frequency x number of total characters per line

 $= 15625 Hz \times 100$

= 1.5625 MHz (i.e., 640 nsec)

Hence, the horizontal scan time for each character along any line would be 640 nanoseconds. (See Figure 3.16).

Since there are 8 dots (horizontally) per character, the dot clock needed may be calculated as follows:

dot clock = character clock x number of total horizontal dots per ◀ character ✓

 $= 1.5625 \text{ MHz} \times 8$

= 12.5 MHz

This is the clock rate applied to the shift register generating the VIDEO signal interfacing directly with the CRT monitor. At this point, all the calculations required for the horizontal parameters are complete.

Vertical Parameters: The VERTICAL PERIOD contains both the displayed portion of the screen and the retrace time. Like the horizontal period, the vertical period can be broken down into small units; in this case such units are called character rows. One character row is the number of scan lines required to display one character row plus the number of blank scan lines between two rows. In our example we have chosen an 8 x 10 matrix, hence each row of characters will need a total of 10 scan lines. Note that the units for vertical events can be either scan lines or character rows. To determine the character row clock rate we have:

character row clock = horizontal scan frequency / number of total scan lines per character / 🚓

= 15625 Hz / 10

= 1562.5 Hz

To determine the vertical sync (VSYNC) pulse width we must consider that , as in the case of the horizontal retrace, the vertical retrace is subdivided into three intervals, Figure 3.15:

- 1. VSYNC Delay the number of character rows delay after the vertical display period and before the VSYNC pulse;
- 2. VSYNC Pulse the width of the vertical sync pulse (measured in scan lines);
- 3. Vertical Scan Delay the delay after the vertical sync and 'the next displayed information in scan lines.





FIGURE 3.15 Vertical Timing

The sum of these three intervals is the Vertical Blanking Interval.

For every frame there are 262 lines. Since we are only displaying 24 character rows of 10 lines each (240 scan lines), there remains 22 scan lines for the vertical blanking interval. Considering that 15625/60 = 260.4, we only need 20 extra lines to obtain the adequate vertical sync frequency (15625 / 260 = 60.096), or two more character rows for a total of 26. Considering that a typical value for the vertical retrace time is 1 msec, 20 horizontal scan lines would provide enough time (20 x 64 usec = 1.28 msec) for the vertical retrace.

Figure 3.16 summarizes the entire timing chain used in this example.

Taking into consideration the contents of this chapter, we are now ready to compare the circuitry making up the Sync Generator (Figure 3.1) and that of an LSI CRT controller (Figure 3.17). It can be already seen that most of the discrete logic in Figure 3.1, except the display RAM, character generator and shift register, has been integrated into Hitachi's HD 6845 CRT controller, Figure 3.17, disregarding the internal registers. Other CRTC's available off-the-shelf offer the same if not more circuitry within their controllers. Thus, to the designer and manufacturer of CRT terminals, the advantages of replacing 30 to 40 or more MSI packages by an LSI CRTC chip are obvious, making it an ideal candidate for the job.



Dots/Characte




FIGURE 3.17
Hitachi's HD6845 CRT Controller Block Diagram[18]

The added premium of incorporating programmability into the device, giving it the necessary flexibility and versatility to generate various CRT signal interface timing conditions under different parameter constraints, makes the CRTC even more appealing.

SECTION 2

EVALUATION

CHAPTER 4

COMPARISON OF CRT CONTROLLERS

Although there are significant differences between the functions, capabilities and characteristics of each of the CRT controllers available off-the-shelf, all of them have been shaped by the requirements of the cathode ray tube itself and by prevailing interface standards to this device. In this chapter we carry out a detail analysis of each of three commonly available, low-cost CRT controllers (CRTC) in order to decide upon the best device to be incorporated into the design of the terminal. For every CRTC, a terminal's system block diagram is generated as well, in order to evaluate the minimum chip count necessary to achieve the low-cost, low-count, terminal's implementation.

4.1 The Basis for CRT Controller Comparison

Considering the contents of Chapter 3, we are now able to generate a general block diagram identifying the typical logic functions that must be provided to create the interface between a uP and a CRT monitor, Figure 4.1. This will serve us as a common basis to point out and compare the different functions each CRT controller device has built-in. The CRT controllers we will consider here, will not include all of the functions shown in Figure 4.1, the reasons being as follows:

1. The dot timing circuitry, for example, operates in the 10's of megahertzs range in most applications, and conventional NMOS circuitry (the process from which these devices are made) will




Figure 4.1 General Block Diagram of a CRT Controller

either not operate in this range or degrade the signal characteristics due to its behaviour at such high frequencies. As a result, MOS CRTCs can't include an on-chip, dot-rate crystal oscillator or a dot counter and associated logic due to frequency limitations. However, CRTCs built with bipolar circuitry (I^2L or TTL) don't lend themselves to such limitations.

- 2. Implementing all possible functions on a chip will force the manufacturer to sacriff flexability, thus forcing the user to utilize the chip in a dedicated manner. However, the more versatile the chip, the larger the market for its use. Thus, most CRTCs contain a limited number of built-in functions.
- 3. By allowing the screen memory to reside externally to the CRTC, the user can decide upon its size to best suit its system requirements while staying with the limits provided by the CRTC architecture.
- 4. Character generation logic, as well, is external to the CRTC to, allow the user flexibility depending upon its particular application.

A most important point to note at this stage, which will impose serious limitations, if not considered carefully at an early phase of the design, is that:

"the approach that the chip manufacturer has taken when implementing the CRT controller functions will dictate, to a large extent, the approach that the designer must take when incorporating the device in the system."[12]

Carelessness on the part of the designer will affect the final hardware and software as well, since they depend heavily on the CRT controller chosen for the job.

4.2 Type of CRT Controller

Presently, several forms of displays are in existence; graphic and alphanumeric.

Alphanumeric:

In this kind of display, the data making up the repetitively presented to the 1s character line character generator logic until all the scan lines comprising that character row have been displayed - as described in Chapter 3. Such an arrangement allows memory storage requirements and memory accesses to be minimized and the character generator logic assumes. each individual mesponsibility for producing required along a scan line. This results in a limitation on the display capability - which can only be as good as the complexity of the character generator logic. In most alphanumeric displays, each portion of the scan line making up each character on the line is stored in one byte. Alphanumeric displays have limited graphic capabilities.

Graphic:

When graphic information needs to be displayed, then the system must have the capability of manipulating individually every dot on the CRT screen. Such an approach typically requires more memory and resources beyond those usually provided by a CRT controller. In this case, in order to independently control every dot on the CRT screen, one must map every dot to a specific memory data bit. The only way to do so is by providing memory storage for each dot of each scan line versus the provision of memory storage for every 7 or more scan lines (depending on the character size) for an alphanumeric display. Thus, graphic displays tend to be more complex and memory-hungry than alphanumeric.

The CRT controllers that will be described herein are all oriented towards alphanumeric displays.

4.3 Description and Analysis of Individual CRT Controllers

In order to be able to choose the right CRTC we must study the features of the available controllers. We will now proceed to describe the characteristics and capabilities of three low-cost, off-the-shelf, versatile CRT controllers.

4.3.1 The 5037 CRT Controller

Among the CRTCs that will be described, no other device is available from such a large member of manufacturers:

Mostek Corporation (device no. MK3807)[19]
Solid State Scientific (SSS) (device no. SND5027/37)[21]
Standard Microsystems Corporation (device no. CRT5027/37/47/57)[20]
Texas Instruments (device no. TMS9927)[22]

This is mainly due to the length of time this device has been in existence, and to its acceptance and use. However, SMC and SSS are the only manufacturers providing different versions of the same device.

The circuitry built into the 5037 is shown in **Figure 4.2.** From its block diagram, we can derive the logic functions provided by this CRTC, as shown in **Figure 4.3** (shaded areas).


General Description

The 5037 is a CRT video timer and controller (VTAC) chip that is user programmable. It is a 40-pin N-channel MOS/LSI device containing the logic functions required to generate all the timing signals for the presentation and formatting of interlaced and none-interlaced video data on a standard or non-standard CRT monitor.

With the exception of the dot counter, all frame formatting such

as:

horizontal sync vertical sync composite sync






FIGURE 4.3
Functional logic built into the 5037 CRT Controller (shown shaded)

characters per data row data rows per frame raster scans per data row raster scans per frame

is totally user programmable. The data row counter it contains facilitates scrolling as well.


Programming takes place by means of loading seven 8-bit control registers directly off an 8-bit bidirectional data bus. Four register address lines and a chip select line provide complete uP compatability for program controlled set up. The device can also be "self-loaded" via an external PROM tied on the data bus.

In addition to the 7 control registers, 2 additional registers are provided to store the cursor character and data row addresses for the generation of the cursor video signal. The contents of these two registers can also be read out-onto the bus for update by the program.

Built-in Signals

The 5037 was one of the first LSI controllers to be introduced. Although the functions it provides may appear to be more elementary than those available with devices introduced more recently, such as Motorola's MC6845 and Intel's 8275, it still provides several interesting functions not available on any of the other devices we will consider.

Figure 4.4 shows the pinout and signal names as well as the functional description of the 5037. These signals may be divided into four categories:



Description of Pin Functions								
Pin No.	Symbol		Input/ Output	Function				
25-18	DB19-7	Data Bus	1/0	Data bus. Input bus for control words from microprocessor or PROM Bidirectional bus for cursor address.				
3	CS	Chip Select	1	Signals chip that it is being addressed				
39, 40,1,2	AØ-3	Register Address	ı	Register address bits for selecting one of seven control registers or either of the cursor address registers				
9	DS	Data Strobe	1 1	Strobes DBØ-7 into the appropriate register or outputs the cursor character address or cursor line address onto the data bus				
12	DCC	DOT Counter Carry	ı	Carry from off chip dot counter establishing basic character clock rate. Character clock.				
38-32	HØ-6	Character Counter Outputs	0	Character counter outputs.				
7, 5, 4	R1-3	Scan Counter Outputs	Ø	Three most significant bits of the Scan Counter, row select inputs to character generator				
31	H7'DR5	H7/DR5	[^] O	Pin definition is user programmable. Output is MSB of Character Counter if horizontal line count (REG. Ø) is ≅128; otherwise output is MSB of Data Row Counter.				
8	Rø ,	Scan Counter LSB	O _,	Least significant bit of the scan counter. In the inter- laced mode with an even number of scans per data row, RB will toggle at the field rate; for an odd number of scans per data row in the interlaced mode, RB will toggle at the data row rate.				
26-30	DRØ-4	Data Row Counter Outputs	0	Data Row counter outputs.				
17	BL	Blank	0	Defines non active portion of horizontal and vertical scans				
15	HSYN	Horizontal Sync	0	Initiates horizontal retrace.				
11	VSYN	Vertical Sync	0	Initiates vertical retrace.				
10	CSYN/ LLI	Composite Sync Output/ Line Lock Input	/ O/I	Composite sync is provided on the CRT 5927 and CRT 5037. This output is active in non-interlaced mode only. Provides a tru RS-170 composite sync wave form. For the CRT 5057, this pin is the Line Lock Input. The line frequency waveform, processed to conform to the VTAC's specified logic levels, is applied to this				
16	CRV	Cursor Video	0	Defines cursor location in data field.				
14	Vcc	Power Supply	PS	+5 volt Power Supply				
13	Voo	Power Supply	PS	+ 12 volt Power Supply				

FIGURE 4.4

- 1. signals used to interface the CRTC to the uP and system buses (timing input signals are included in this group);
- 2. signals used to interface the CRTC to the video moemory and character generator logic;
- 3. signals used to interface directly with the CRT monitor; and
- power supply signals.

The 5037 signals that belong to each category are shown in Table 4.1 below.

Generator Signals	Signals	Signals "
DRO-DR4	BL	VCC (+5V)
HO-H6	CRV	VDD (+12V)
-		GND
RU-R3		
	DRO-DR4	DRO-DR4 BL HO-H6 CRV H7/DR5 CSYNC

TABLE 4.1*

5037 CRTC Signal Classification

*This tabular format will be used to classify the signals of the other CRTCs that will be evaluated in order to ease the task of comparing them later on.

Most signals are standard to all of the CRTCs we will consider, and are well defined in Figure 4.4. However, several unusual signals not found on any other CRTC need further elaboration:

Data Strobe (DS) signal: the 5037 has no read and write control signals; however, the DS is the functional combination of both of these signals. Hence, the uP's READ and WRITE signals must be combined to be able to strobe data into and out of the device via the data bus. Thus, DS must be pulsed low to allow a register access or command initiation.

these are respectively the horizontal character or column address outputs and the vertical or data row address outputs. The 5037 generates such signals to address the memory on a row column basis. As was already pointed out, although such a method gives some flexibility in utilizing the memory address space, it results in an inefficient use of memory space in most cases. However, when used adequately, it can prove advantageous.

csync signal: this is the only CRTC we will encounter with such a signal. It is the composite synchronization signal. Its format is a pulse stream which includes both the HSYNC and VSYNC signals. This signal can only be used if the 5037 is operating in the non-interlaced mode. The advantage of providing such a signal is that it can be externally mixed (using less hardware) with the video signal to produce a composite video output to the CRT monitor.

Programmable Registers

The 5037 contains a total of 16 registers, Figure 4.5a. These may be classified under three categories:

1. Control Registers: A total of 7 registers (RO to R6); they are programmable and are used to define timing parameters and basic screen format (Figure 4.5a,b). Figures 4.6 and 4.7 show the bit assignment and programming charts for these registers. These are write-only registers, and are usually loaded when a system is first turned on (power-up) and are not accessed thereafter.

A3	AZ	A1	AD	Sélegt/Command
0	0	0	0	Leed Control Register O
0	. 0	0	1	Load Central Regimer 1
0	٥	1	0	Load Control Register 2
٥	0	1	1	Leed Control Register 3
0	1	0	0	Load Control Register 4
٥	1	0	1	Load Control Register 5
0	1	1	0	Load Control Register 6
0	1	1	1	Processor Initiated Self Load
1	0	0	0	Reed Cursor Line Address
1	٥	0	1	Read Cursor Character Addr

see Figure 4.5b

961.

Command from processor instructing MK3807 VCU to enter Self Load Mode (via mernel PROM)

Recets timing chain to top left of page. Recet is letched an chip by DS and counters are held

until released by start commend. Increments address of first displayed data row on page, i.e., prior to receipt of scroll command—topline = 0, bottom line = 23 After receipt of Scroll Command—top line = 1, bottom line = 0 .

- - Load Cursor Line Address¹ Start Timing Chain

Receipt of this command after a Reset or or Self Load command will release the timing chain approximately one scan line later in applications requiring synchronous operation of more than one VCU the dol counter carry should be held low during the $\overline{\text{DS}}$ for this

Device will begin self load via PROM when DS goes low. The 1111 command should be maintained on A3-0 long enough to guarantee self load (Scan courser should cycle through at least once). Self load is automatically terminated and timing chain initiated when the all "1's" condition is removed, independent of DS For synchronous operation of more than one VCU the Dot Counter Carry should be held low when the command is removed

FIGURE 4.5a[12,19,20,21]

_	•	•
BIT ASSIGNMENT CHART		
HORIZONTAL LINE COU	T SKEW BITS DATA ROWS/FRAME	LAST DISPLAYED DATA ROW
REG 0 7	a REG 3 7 6 0	REG S X X 5 D
MODE INTERLACED H SYNC WIDTH H SYNON-INTERLACED	NC DELAY SCAN LINES/FRAME	CURSOR CHARCTER ADDRESS
REG 1 7 6 3 2	0 REG 4 0	REG 7 7 0
SCANS/DATA ROW CHARACTI	ERS/DATA ROW VERTICAL DATA START	CURSOR ROW ADDRESS
REG 2 X 6 3 2	O REQ 5 7	REG D X X 5 0

FIGURE 4.5b[12,19,20,21]

Hericantal Formatting	
Cherecters/Data Row	A 3 bit code providing 8 mask programmable character langths from 20 to 132. The standard device will be masked for the following character langths, 20, 32, 40, 64, 72, 80, 86, and 132.
Herisontal Sync Delay	2 tack assigned providing up to 8 character times for generation of "front porch".
Horisontal Sync Width	4 bits assigned providing up to 16 character times for generation of horizontal sync width
Horsontal Line Count	8 bits assigned previding up to 256 character times for total horisontal formatting.
Show Bris	A 2 bit code provising from a 0 to 2 character skew (fieley) between the honsontal address courser and the blank and sync (horsontal vertical, composite) signals to allow for retining of video data prior to generation of composite video signal. The Curtor Video signal is also skewed as a function of this code.
Vertical Formatting	4
Interlaced/Non-interlaced	This bit provides for data presentation with odd/even field formatting for interleads systems. It modifies the vertical timing counters as described below. A logic 1 establishes the interlead mode.
Scans/Frame	8 bits assigned, defined according to the following equations: Let X = value of 8 assigned bits. 1) in interleced mode—acens/frame = 2X + 513. Therefore for 525 scens, programX = 6 (00000110). Vertical sync witt occur precisely every 262.5 scens, thereby producing two interleced fields. Range = 513 to 1023 scens/frame, odd counts only. 2) in non-interleced mode—acens/frame = 2X + 256. Therefore for 262 scens, program X = 3 (00000011). Range = 256 to 766 scens/frame, even counts only. In either mode, vertical sync width is field at three horizontal scens (23H).
.Vertical Data Start	E bits defining the number of rester scans from the leading edge of vertical sync until the start of display data. At this rester scan the data row counter is set to the data row address at the top of the page.
Data Rows/Frame	5 bits assigned providing up to 64 deta rows per frame
Last Data Row	6 bits to allow up or down scrolling we a preload defining the count of the last displayed data row
Scene/Data Book	A hits assumed providing up to 16 year lines per data row

FIGURE 4.6

Control Register Bit Assignment[19]

CONTROL REGISTERS PROGRAMMING CHART

Horizontal Line Count								
Characters/Deta Row	DØ2	D61	DBO		٠,,			
	0	0	0	- 20	Active Characters/Data Row			
	0	0	1	- 32	•			
	. 0	1	0	= 40	•			
•	0	1	1	= 64	•			
	1	0	0	= 72				
	1	0	1	× 80				
	1	1	0	= 96				
,	1	1	1	= 13	`			
Horizontal Sync Delay	= N from	m 1 to 7	charac	ter tim	es (DBO = LSB. N = 0 Disallowed)			
Horizontal Sync Width	* N. fro	m 1 to 15	chera	ector In	nes (DB3 = LSB N = 0 Disallowed)			
			Sy	nc/Ble	nk Delay Cursor Delay			
Skew Brts	087	D68			(Character Times)			
	0	0		0	•			
	1	٥		1	0 ~			
	0	1		2	1			
	1	1		2	2 '			
Scans, Frame	. 8 bits at	sugned, (defined	accon	sing to the following equations.			
•	Let X = value of 8 assigned bits DBO = LS8)							
	1) in int	erlaced n	nade-	scans.	frame = 2X + 513. Therefore for 525 scans, program X = 6.			
	(0000011	O) Verti	cal syn	c will c	ccur precisely every 262 5 scans, thereby producing two			
•	imerlaci	ed fields	· .		• • • • • • • • • • • • • • • • • • • •			
•	Range 1	513 to	1023 •	cans/f	rame add counts only:			
	21 in no	n-interlet	ed mo	de ec	ans/frame = 2X = 256. Therefore for 252 scans, program			
•	`							
	Range = 256 to 766 scans/frame, even counts only							
	In either	r made v	ertical	SYNC V	ndth is fixed at three horizontal scans (* 3H)			
Vertical Data Start	N = nur	nber of re	seter k	nes de	ey after feeding edge of vertical sync of vertical start position.			
-	(080	LSB)						
-Data Rows/ Frame	Number	of data :	* 2W0	N + 1	N = 0 to 63 (D60 = L58)			
Last Data Row	N = Add	trees of k	101 chay	pleyed	tieta row, N = 0 to 63, se, for 24 deta rows, program N = 23			
	(DBO =							
Mode,	Register	1. DE7	- 1 es	باوياها	ed interioce			
Scens / Date Row	•		-		" Interlece Made			
	Scans o	er deta F	tow = i	N + 2	N = 0 to 14, add or even counts.			
	•			-	Non-Invertige Mode			
	Srane -		low :	N + 1	add or even count. N = 0 to 15			

FIGURE 4.7[19]

- 2. Cursor Positioning Registers: These 2 read and 2 write registers (4 addresses) allow the programmer to write data into the registers to position the cursor on the screen and read it as well to ascertain the current cursor position. Since the 5037 has no READ/WRITE signals, then two separate addresses must be used to access each of these registers; one for the write operation and another for the read. To position the cursor, one must specify the row address as well as the character (or column) address. These 4 registers are classified as being part of the 9 different commands available on the 5037, Figure 4.8.
- 3. Command Registers: The remaining 5 registers, when selected, force specific control functions (called commands) to take place (Figure 4.8). The possible commands that may be issued are:
 - **Processor-Initiated Self-Load:** used when a uP loads the control registers and cursor position registers.
 - **Reset:** used to cause the timing chain (the internal counters) of the 5037 to be reset.
 - Up Scroll: used to scroll upwards by incrementing register R6 by 1 (Figure 4.5a,b).
 - Start Timing Chain: must be used after a reset or processor-initiated self-load to allow the 5037 to resume operation.
 - Non-Processor Self-Load: used when an external PROM loads the control registers and cursor position registers. In this mode, the 5037 itself provides the address inputs to the PROM. This loading procedure is rarely used nowadays since most systems are under the control of a up.

Note that when using a uP to initialize the 5037, the commands to be issued must follow the following sequence:

Address				Command	Read (R)	Command		
A3	A3 A2 A1		AO	Code (Hex)	Write(W)	Command		
0	1	1	1	7	×	Processor-Initiated Self-Load		
1 .	0	0	0	8	R	Read Cursor Row Address		
1	0	0	1	9	R	Read Cursor Character (Column) Address		
1	0	1	0	A .	X	Reset		
1	0	1	1	.B	×	Up Scroll		
1	1	0	0	l c	W	Load Cursor Character (Column) Address		
1	1	۵	1	1 ° D	W	Load Cursor Row Address		
1	1	1	0	E	` X	Start Timing Chain		
1	1	1	1	F	×	Non-Processor Salf-Load		

FIGURE 4.8

CRT 5037 Possible Controller Commands[12]




FIGURE 4.9

CRT 5037 Control (write), Cursor Positioning (write/read) and Command Registers[12]

Start Timing Chain
Reset
Load Register O
Load Register 1
Load Register 2
Load Register 3
Load Register 4
Load Register 5
Load Register 6
Start Timing Chain

Access to any of these 16 registers takes place when the register address inputs (AO-A3) are applied to the 5037 followed by the CS and \overline{DS} signals. The 5037 then decodes the address inputs to generate the appropriate register select signal (Figure 4.9).

An important point that deserves caution on the part of the programmer is that since the 5037 addresses memory on a row/column basis, the software must always keep track of where the end of a row is when it moves the cursor.

Interfacing with the uP

The interface between the 5037 and the uP is simple. The signals involved are shown on Figure 4.10. The active high chip select (CS) signal and the register address. (AO,A3) are derived from the uP's system address bus. Since the 5037 has 16 registers, it would occupy 16 memory or I/O locations in the system's addressing space. Hence, each register/command of the 5037 would be addressed as a separate memory or I/O device. READ/WRITE operations take place depending upon the register/command to be addressed; of course, under the control of the uP.





FIGURE 4.10

5037 · to uP System Interface[12]



5037 Interface to Character Generator and Video Memory[12]






FIGURE 4.12

5037 CRT Monitor Interface Signals[12] Unlike other CRTCs, the 5037 does not have READ and WRITE inputs, or a combination of the two, READ/WRITE. However, it utilizes a Data Strobe (DS) input when reading from or writing to any of its registers. Figure 4.10 shows the need of a NOR gate to generate the active low DS signal, assuming READ and WRITE are active high. However, for uPs that generate active low READ and WRITE signals, an AND gate would be needed instead. Data transfers take place via the bidirectional data lines (DBO-DB7).

Interfacing with the Character Generator and the Video Memory

Since the 5037 addresses the vido memory on a row/column basis instead of a linear fashion, it generates 8 horizontal character count outputs (HO-H7) and 5 vertical or data row counter outputs (DRO-DR4), Figure 4.11. A total of 13 outputs allows to address a memory space of 8K. However, due to the use of the row/column addressing method, memory is utilized inefficiently, preventing the entire 8K space from being used. Nevertheless, this method is well suited for manipulation of video data.

with respect to the character generator, the 5037 only provides 4 raster addresses (RO-R3) to indicate the line being scanned within each character-cell of each character-row. This output combined with the video memory character code output, provide the necessary inputs to the character generator logic, Figure 4.11.

Interfacing with the CRT Monitor

The 5037 provides altogether 5 different signals to interface with a CRT monitor, Figure 4.12. They are:

Horizontal Sync (HSYNC):

programmable via register R1; "

Vertical Sync (VSYNC):

fixed to 3 scan lines (it meets the

requirements of EIA RS-170 video

specification[23]);

Composite Sync (CSYNC):

a combination of HSYNC and VSYNC signals;

Cursor Video (CRV):

fixed block cursor format, offers no

programmable options; ~

Blanking (BL):

active high during horizontal and vertical

retrace times.

In order to compensate for the delay encountered while accessing a character from the video memory, generate the dot pattern via the character generator and shifted out the video shift register, the 5037 by means of register 3 (Figure 4.5b) allows a programmable delay (skew or displacement) to be introduced before generating the CRV, BL and HSYNC signals. This is shown in Figure 4.12 by means of the dotted block denoted as "Delay". To summarize, the relationship between the 5037 programmable registers and the generation of the timing chain signals to interface to the CRT monitor is shown in Figure 4.13.

Missing Signals, Logic or Registers

The 5037 does not contain or provide any of the following:

- memory contention logic signals to simplify access to the video memory by both CRTC and uP; it must be provided externally;
- generation of linear addressing to the video memory;
- options to provide cursor blinking nor different cursor shapes via a programmable register; the cursor displayed is always of the block form and reverse video, thus any desired changes must be implemented by means of external hardware;




FIGURE 4.13

Relationship between 5037 Programmable Register and the CRT Timing Chain[12]

light pen register/signal.

Terminal Design Simplification via the 5037

To ease the designer's task of implementing a terminal with a relatively small number of components, the manufacturers of the 5037 have introduced a companion chip to this device, the 8002. Known as "the CRT Video Generator and Attributes Controller" or VDAC for short, it incorporates all of the following functions:

- character generator (7 x 11 on a 9 x 12 dot matrix)
- video shift register (up to 20 MHz)
- wide and thin graphics modes of operation
- attribute controller.
- different cursor modes and blink rates (programmable)
- programmable character blink rate
- allows generation of subscripts

The result is obvious. First of all, the character generator, the video shift register and associated circuitry are all part of the same chip. Thus, lowering the system's component count, its power consumption and reducing the size and complexity of the terminal's PCB. The other factor, is the ease with which changes can be brought about. The device's versatility is due to its programmability.

Terminal Implementation Block Diagram

Considering our objective, the design of a low power, low chip count, reliable, fast, cost effective and smart terminal, the necessary circuitry required to achieve it was identified and is shown on the block diagram of Figure 4.14. The system is built around the 8085 uP, the 5037 CRTC and the 8002 VDAC, the major LSI components providing system and video control. The total chip count is 28 ICs.




Figure 4.14

Terminal Block Diagram

using the 5037 CRT contro

(total component count is 28 ICs)




Figure 4.14

Terminal Block Diagram using the 5037 CRT controller (total component count is 28 ICs)

4.3.2 The 6845 CRT Controller

The 6845 is one of the more recently introduced CRT controllers. However, its popularity and use is gaining recognition at an accelerated pace. Although it was introduced by Motorola, several second sources exist; however, most of these supplies offer either improved or simplified versions of the original device. Among the different suppliers there is:

Identical Versions

Motorola (device no. MC6845)[23] Hitachi (device no. HD6845)[18,24]

Different Versions

AMI (device no. S68045)[25]: does not support the light pen input and associated register; registers RO to R11 are mask programmed, hence not controllable by the user.

Synertek (device no. SY6545-1)[26]:

supplies the best version of the improved 6845. It contains memory contention logic built-in, thus preventing the need for external hardware; permits memory addressing in a linear fashion or either by row/column; has improved light pen register circuitry and it contains a status register which can be read by the uP.

Rockwell (device no. R6545-1)[27]:

same as Synertek's version.

To compete with the suppliers offering cheaper versions, Motorola has recently made available, as well, a low-cost, pin compatible version of the 6845, the MC6835.[23] It is identical except that:

- it is mask programmable, supporting two selectable screen formats using a program select input, thus registers RO to R11 are not accessible by the user via the data bus.
- does not support the light pen option.
- its die size is smaller, since the light-pen registers have been removed, thus offering a price advantage.

Throughout this analysis, we will consider only the original device introduced by Motorola, the MC6845.

The circuitry built into the 6845 appears in Figure 4.15. From the general block diagram of a CRTC, Figure 4.1, the logic functions built into the 6845 are shown in Figure 4.16 (shaded areas).

General Description

The 6845 CRT controller performs the interface between a uP and a raster-scan CRT display. It is user programmable and it is housed in a 40-pin N-channel MOS LSI integrated circuit. This CRTC has been optimized for the hardware/software balance required for maximum flexibility. As such it provides video timing and screen memory addressing but no memory contention logic. More particularly, the 6845 contains the necessary logic to support the following functions:

scroll control (by page, line or character) cursor format and blink rate control, and a light pen







FIGURE 4.15

Motorola's MC6845 Block Diagram[23]

FIGURE 4.16

Functional logic built into the 6845 CRT Controller (shown shaded)



Although no dot timing loyic is provided on the chip, since it is an N-MOS device, all frame formatting such as: "

horizontal sync
vertical sync
characters per data row
scan lines per data row
raster scans per frame
blanking and scanning mode
(interlace/non-interlace)

is under user control by accessing the appropriate programmable register. The cursor and blanking (or Display Enable (DE)) signals may be delayed by means of a programmable skew.


All of the registers making up the 6845, a total of 19, except one, are programmable. It contains no status or control registers.

Built-in Signals

Figure 4.17 shows the pineut and signal names of the 6845. Similar to the 5037, these signals may be divided into four categories, depending upon the function they perform:

Character Generator Signals	Signals	S1 gnals
MAO – MA13 RAÓ – RA4	CURSOR DISPEN	VCC VCC
, , , , , , , , , , , , , , , , , , , ,	HSYNC	
		•
*	VOING	•
•	•	• .,
	MAO-MA13	MAQ-MA13 CURSOR RAQ-RA4 DISPEN

TABLE 4.2 6845 CRTC Signal Classification



ð,

21

CLK

20

111

Symbol	Name	<u>Description</u>
CLK	C1 ock	Clock input to synchronize all CRT functions except the processor interface, it corresponds to the character rate clock.
CS	Chip Select	Signals chip that is being addressed.
E \	Enable	Enables data bus I/O buffers and clocks data to and from CRTC
RESET	Reset	Signal used to initialize the 6845.
RS ·	Register Select	Selects either the address register (RS=0) or one of the data registers (RS=1) or the internal register file.
R/₩	Read/Write	Determines whether data is to be written to or read from the 6845.
MAO-MA13	Memory Address	Address lines used to refresh the screen memory.
RAO-RA4	Raster Address	Scan line counter outputs to indicate to character generator which scan line of a character row is being scanned.
HSYNC	Horizontal Sync	Determines the horizontal position of the displayed text.
VSYNC	Vertical Sync	Determines the vertical position of the displayed text.
DISPEN	Display Enable	Indicates the CRTC is providing addressing in the active display area.
CURSOR	Cursor Enable'	Indicates a valid cursor address.
LPSTP	Light Pen Strobe	Signal used to latch the current refresh address on the light pen register.
VCC	Power Supply	+5 volt.
VDD	Power Supply	Ground.

Most signals generated by the 6815 are standard, however, the following deserve further elaboration:

MAO-MA13: The 6845 addresses the screen memory on a linear (or binary) basis. These 14 outputs allow this CRTC to access up to 16K bytes of screen memory or 8 pages.

E: Since the 6845 belongs to the 6800 uP family, it requires this signal to stay in synchronism with the uP. This signal corresponds to \$\mathcal{G}2\$ of a two phase clock, within a 6800-based system.

DISPEN: This is equivalent to the blanking signal of other CRTCs; it is high while the raster scan is within the display area of the CRT.

LPSTB: Since the 6845 supports a light pen input, this signal is used to detect, by means of external hardware, where the light pen has been placed within the display area of the CRT. The screen memory address corresponding to the pen's position on the CRT is latched on the light pen register upon detection.

Internal Circuit Behaviour (Refer to Figure 4.15)

This CRTC consists of programmable horizontal and vertical timing generators, programmable linear address register, programmable cursor logic, light pen capture register, and control circuitry to interface to a processor bus.

All CRTC timing is derived from CLK, usually the output of an external dot rate counter. Coincidence (CO) circuits continuously compare counter contents to the contents of the programmable register file, RO-R17. For horizontal timing generation, comparisons result in:

- Horizontal sync pulse (HS) of a frequency, position, and width determined by the registers;
- Horizontal Display Signal of a frequency, position, and duration determined by the registers.

The Horizontal counter produces the H clock which drives the Scan Line Counter and Vertical Control. The contents of the Raster Counter are continuously compared to the Max Scan Line Address Register. A coincidence resets the Raster Counter and clocks the Vertical Counter.

Comparisons of Vertical Counter contents and Vertical Registers result in:

- 1. Vertical sync pulse (VS) of a frequency and position determined by the registers the width is fixed at 16 raster lines in the vertical control section and is not programmable;
- Vertical Display of a frequency and position determined by the registers.

The Vertical Control Logic has other functions:

- 1. Generate row selects, RAO-RA4, from the Raster Count for the corresponding interlace or non-interlace modes.
- 2. Extend the number of scan lines in the vertical total by the amount programmed in the Vertical Total Adjust Register.

The Linear Address Generator is driven by CLK and locates the relative positions of characters in memory with their positions on the screen. Fourteen lines, MAO-MA13, are available for addressing up to four pages of 4K characters, 8 pages of 2K characters, etc. Using the Start Address Register, hardware scrolling through 16K characters is possible.

The Linear Address Generator repeats the same sequence of addresses for each scan line of a character row.

The cursor logic determines the cursor location, size, and blinking rate on the screen. All are programmable.

The light pen strobe going high causes the current contents of the Address Counter to be latched in the Light Pen Register. The contents of the Light Pen Register are subsequently read by the Processor.

Internal CRTC registers are programmed by the processor through the data bus, DO-D7, and the control signals - R/W, \overline{CS} , RS and E.[23]

Programmable Registers

Of the 19 registers making up the 6845, eighteen are programmable, with the remaining one being an address register. Only two memory or I/O addresses are required to enter data into the programmable registers. To access any of these registers, Figure 4.18, a two-step sequence is followed:

- 1. the 5-bit write-only address register is loaded with the number of the programmable register that is to be accessed, it serves as pointer; and
- a read or write operation to the addressed register is performed.

The RS (register select) signal is always connected to the system's least significant address bit (AO). Thus, when \overline{CS} and AO are low, and the data bus contains the number of the register one wishes to access, the address






FIGURE 4.18

How to Access the 6845 Registers[12]

		Register Name/Function		Read (R)	Bits o	D 11-10
	No.			Write (W)	Bits o	Range — Units
	0 (0016)	Horizontal Total		w	8	1 - 256 (0-FF ₁₆) CLKs
Horizontal Format and	1(01 ₁₆)	Characters/Row		w	8	1 – 256 (0-FF ₁₆) CLKs
Timing	2(02 ₁₆)	HSYNC P	osition ,	w	8	1 - 256 (0-FF ₁₆) CLKs
	3(0316)	HSYNC W	/idth	w	4	1 16 (O-F ₁₈) CLKs
	4(0416)	Vertical T	otal `	w	7	1-128 (O-7F ₁₈) Character
	5(05 ₁₆)	VSYNÇ Adjust		w	5	1 - 32 (0-1F ₁₆) Scan Lines
Vertical Format and	6(06 ₁₆)	Character Rows/Frame		w	7	1-128 (0-7F ₁₆) Character
Timing	7(07 ₁₆)	VSYNC Position		w	. 7	1-128 (Q-7F ₁₆) Character
	8(0816)	Interlace Mode		w	2	0-3
	9(09 ₁₆)	Scan Lines/Row		w	5	1 - 32 (O-1F ₁₆) Scan Lines
,	10(0A ₁₆)	Cursor Start Scan Line		w	7.	1 - 32 (0-1F ₁₆) Scan Lines
	11(OB ₁₆)	Cursor Stop Scan Line		w	5	1 - 32 (O-1F ₁₆) CLKs
•	12(0C ₁₆)	(MSB)	Start Address	w	6	1 - 18,384(0000-4FFF ₁₈) 0 - 16,384(0000-4FFF ₁₈)
Primary Operating	13(0D ₁₆)	(LSB)	(Top of Page)	w	8	
Registers	14(0E ₁₆)	-(MSB)	Cursor	R/W	6	
	15(OF ₁₅)	(LSB)	Position	R/W	8 ₁₂	
,	16(10 ₁₈)	(MSB)	Light Pen	. R	6	0 – 16,384 (0000-4FFF ₁₆
	17(11 ₁₆)	(LSB)	Position	R	8	10 - 10,304 (0000-411716

FIGURE 4.19
6845 Programmable Registers[12]

either retrieve (read) or store (write) information depending upon the parameter the register pointed to

The individual parameter controlled by each of the 18 registers is shown in Figure 4.19. The registers have been subdivided into groups pertaining to the general Parction which they perform:

RO to R3 Horizontal format and timing

R4 to R9 Vertical format and timing

R10 to R17 Cursor characteristics, screen memory addressing and light pen interface

Typically, registers RO through R11 are loaded upon system power up and are never accessed again. However, R12 to R17 will be accessed on a regular basis during system operation to perform scrolling (R12, R13), to establish the cursor position (R14, R15) and to determine the light pen position (R16, R17).

Interfacing with the uP

Interfacing the 6845 with the uP is relatively simple, especially if the CPU belongs to Motorola's 6800 family of processors, as shown in Figure 4.20. However, if another processor controls the system, like the 8085 or Z80, relevant signals must be derived from the control bus to simulate the timing of the E signal (more on this later) and the combination of R/W to access this CRTC.

The $\overline{\text{CS}}$ signal must be derived from the address bus by means of the address decoder logic. The uP can then transfer parameter information to





FIGURE 4.20 6845 to uP Interface

FIGURE 4.21

6845 Interface to Character Generator and Video Memory[12]






FIGURE 4.22

6845 CRT Monitor
Interface
Signals[12]

and from the 6845 simply by issuing memory write or read commands to the device. Due to the role played by the address register, the 6845 occupies only two addresses on the memory map. Hence, the reason for conneting AO to the RS input, as was previously pointed out. Data transfers then take place by means of the data bus. The timing of the above-mentioned signals is straightforward, with the exception of the E signal. Since this input needs a continuous clock signal to drive it - as required by all 6800 peripherals - in order to allow adequate data transfers between the CPU and its supporting devices, non-6800 processors may require a complicated interface to generate this signal as per its timing constraints.

Unlike other CRTCs, the 6845 provides no memory contention, DMA, interrupt or status signals. Another point to notice is that this CRTC does not have a data register either; hence, the data to be displayed goes directly from the video memory to the character generator logic, without intervention on the part of the 6845. Status and command registers are lacking also. Thus, the uP interacts with the 6845 only on power up or during a reset operation, when the programmable registers are loaded with the pertinent parameter values to generate adequate timing characteristics.

Interfacing with the Character Generator and the Video Memory

Since the 6845 addresses the video memory on a linear (or binary) basis, it interfaces with such memory by providing 14 address lines, MAO-MA13, Figure 4.21. Registers R12 and R13 contain the Start Address (or Top of Page), Figure 4.19, of the page being displayed, thus, at the

beginning of each frame, the 6845's internal address counter is set to the value of such a start address. Thereafter, the contents of these two registers are incremented at the Character Clock (CLK) rate during each scan line. At the end of each scan line, these registers will be once again set to the start address and the cycle is repeated until all scan lines making up a character row have been completed. Once a character row is completed, the address counter is loaded with the address of the first character on the next row and the cycle repeats itself until the last character of the last row and back again to the first character on the top row.

Although the timing to address the video memory is quite straightforward, the 6845 does not contain adequate logic to solve the memory contention problem to determine when the CPU or the CRTC may access the video memory without interfering with each other. Such a contention must be resolved by means of external circuitry.

Chapter 3 pointed out three possible methods to deal with memory However, since the 6845 does not generate any DMA signals, it contention. does not lend itself very easily to solve the problem by means of the DMA appoach. However, either the "video RAM" or "transparent" method may be Since the "video RAM" approach causes visible streaks to appear on screen, must di scard CRT we this technique. "transparent" method proves to be the most adequate to implement since the 6845 is driven by a two phase clock and being a 6800 family peripheral, it only accesses the memory while Ø2 is low. Thus, allowing the CPU to carry out video memory updates while \$2 is high.

With respect to the character generator logic, the 6845 generates 5 raster addresses or scan line counter outputs, Figure 4.21. Thus, a character addressed by this CRTC should not contain more than 32 scan lines. Register R9, Figure 4.19, controls the number of scan lines per row. Note that the scan line counter is incremented at the Horizontal Sync (HSYNC) rate. Register R8 may be programmed to allow the 6845 to operate on an interlace or non-interlace mode.

Interfacing with the CRT Monitor

The 6845 provides Horizontal Sync (HSYNC) and Vertical Sync (VSYNC) signals as all other CRTCs, Figure 4.22. All horizontal and vertical parameters are programmable by means of registers RO through R3, and R4 through R9, respectively. The 6845 however, does not provide a composite video signal. Nevertheless, HSYNC and VSYNC along with the video signal may be combined by means of external circuitry in order to generate it.

The 6845 not only generates a cursor signal whenever the video memory is equal to the address contained in R14, R15, the Cursor Position register, Figure 4.22, but it also allows the user to program the cursor shape desired as well as two possible blinking rates. The cursor signal is synchronized to the screen memory address outputs.

The display enable (DISPEN) signal is equivalent to the blanking signal on other CRTCs. It is set high during the horizontal and vertical retrace periods and it may be used to turn off the video signal during these intervals. Generation of the DISPEN signal is independent from

HSYNC and VSYNC signals. However, it does depend on the specified number of displayable characters on the screen. This signal is also synchronized to the video memory address outputs. Since the CURSOR and DISPEN signals may be activated before the corresponding character is sent to the screen, due to video memory and character logic access delays, external circuitry may be required to introduce delays, as shown in Figure 4.22, in order to synchronize them appropriately.

The LPSTB (Light Pen Strobe) input signal forces the 6845 to store the current value of video memory address into R16 and R17, the Light Pen registers. Such a storage is synchronized with the Character Clock (CLK) input to the 6845.




FIGURE 4.23
6845 Programmable Registers to CRT Timing Chain Relationship[12]

The relationship between the relevant 6845 programmable registers and the generation of the timing chain signals to interface to the CRT monitor is shown in Figure 4.23.

Terminal Implementation Block Diagram

In order to implement the optimized terminal with the characteristics already mentioned, the necessary circuitry was identified and is shown in block diagram form in **Figure 4.24**. The total chip count arrived at was 32.




Figure 4.24




Figure 4.24

Terminal Block Diagram using the 6845 CRT controller

4.3.3 The 8275 CRT Controller

The 8275, like the 6845 is one of the more recently available controllers. Although it was introduced by Intel[28] several years ago, it remained its sole source until only recently when it became available through Western Digital.[29]

The 8275 is quite a sophisticated LSI device intended to interface CRT raster scan displays with Intel's microcomputer systems. It is a 40-pin NMOS device. The circuitry built into the 8275 is shown in Figure 4.25. Comparing it to the general block diagram of a CRTC, Figure 4.1, we can identify the logic functions built into it, as shown in Figure 4.26 (shaded areas).

Intel recently introduced an offspring of the 8275, the 8276. It is a CRT controller as well, however, it is less sophisticated and thus has functional limitations. We will not consider this device in the analysis that follows, although most does apply to it being a smaller version of the 8275.[30,31]

General Description

The 8275 is an intelligent controller. In order to operate adequately, it requires a uP and a **direct memory access device**, since the technique utilized by the 8275 to interface with video memory is by means of DMA. The uP initializes this CRTC during power up and also shares system memory with it, instead of needing **separate** video memory like the other CRTCs previously described.




FIGURE 4.25

Intel's 8275 Block Diagram




FIGURE 4.26

Functional Logic Built into the 8275 CRT Controller (shown shaded)

The 8275 differs from other CRTCs in that it contains two 80-character buffers. The presence of such buffers and the logic it provides to interface with the uP force the system to use a specific hardware configuration, DMA. Considering Figure 4.26, another aspect of this device quite different from other CRTCs, is the absence of any refresh memory addressing logic. This is a direct result imposed upon the system in order to utilize DMA. As such, the DMA controller generates the video memory addresses and loads the data that is to be displayed into the 8275's row buffers.

Another feature provided by this device, which is absent from the other CRTCs so far considered, is the presence of memory contention logic. It consists of those signals used to interface to the DMA controller, the 8257. Thus, all the 8275 has to do is to wait for external logic to provide it with data it has requested.

The 8275 does not contain any scrolling logic. However, the scrolling function is performed via external logic. It is performed transparently as far as this device is concerned.

Although no dot timing logic is provided on-chip, the following signals are generated by this device:


horizontal sync vertical sync character codes scan lines blanking
cursor
reverse video
highlight indicator
line attribute codes
general purpose attribute codes
light pen detect

They are all programmer definable by accessing relevant internal registers.

A distinguishable feature of this device, uncommon to the other CRTCs, is that it allows characters to be displayed either single or double spaced plus it supports visual attributes. Other CRT controllers require additional external logic or a dedicated LSI device to provide such features. Worthy of note, is that the 8275 contains Status, Command as well as Parameter registers. [12,28,32]

Built-in Signals

Figure 4.27 shows the pinout and signal names of the 8275. Similar to the other CRTCs considered, its signals may be divided into four categories, depending upon their function:



Pin Descriptions

	Pin		
Symbol	No	Type	Name and Function
LC1/	-	0	Line Count Output from the line count
10%	2		er which is used to address the charac
icl	3	1 1	ter generator for the line positions on the
LC,	4		screen
DAO	5	0	DMA Request Output signs to the 8257 DMA controller requesting a DMA cycle
DACK	ď	-	DMA Acknowledge Input signal from the 8257 DMA controller acknowledging that the requested DMA cycle has been granted.
HRTC	7	0	Herizental Retrace. Dutput signal which is active during the programmed horizontal retrace interval. During this period the VSP output is high and the LTEN output is low.
VATC		0	Vertical Retrace. Output signal which is active during the programmed vertical retrace interval. During this period the VSP output is high and the LTEN output is low.
R5	9	-	Read Input: A control signal to read registers
₩₽	10	1	Write Input: A control signal to write commands into the control registers o write data into the row bullers during a DMA cycle.
LPEN	11	1	Light Peri Input signal from the CRT system signifying that a light pen signa has been detected.
DB _c	12	10	Bi-Directional Three-State Data Bus
DB.	13	l	Lines. The outputs are enabled curing
DB.	14	l	a read of the C or P ports
DB.	15	I	
DS.	16	l	
CB.	17	l	
DB.	16	l	1
DB.	15	١.	

	Pin		
Symbol	NO	Туре	Name and Function
Vec	40		- SV Power Supply
33	39 36	٥	Lins Attribute Codes. These attribute codes have to be decoded externally by the dot timing logic for generate the horizontal and vertical line combinations for the graphic displays specified by the character attribute codes.
LTEN	37	0	Light Enable. Output signal lused to enable the video signal to the CRT. This output is active at the programmer underline cursor bossion and at positions specified by attribute codes.
AVV	36	0	Reverse Vision. Output signal used to indicate the CRT circuitry to reverse the vision signal. This putput is active at the cursor position if a reverse video block cursor is programmed or at the positions specified by the field attribute codes.
V\$P	35	0	Video Suppression. Output signal used to blank the video signal to the CRT This output is active —during the horizontal and vertical retrice intervals.
			-at the top and bottom lines of rows if underline is programmed to be num- ber 8 or greater -when an apd of row or end of screen
			code is defectedwhen a DMA underrun occurs
			—at regular intervals (1.16 frame fre- quency for cursor 1.32 frame fre- quency for character and field attri- butes —to create brinking displays as apecified by cursor character attri-
GPA, GPA	34 33	٥	bute or field attribute acogramming General Purpose Attribute Codes Outputs which are enabled by the general purpose field attribute codes
HLGT	32	0	Highlight: Output signal used to inten is fy the display at particular positions on the screen as specified by the character attribute codes or field attribute codes
IRO	3.	0	Interrupt Request
CCLA	ж	ī	Character Clack (from det brining lagic)
វិធីជីនិជ័ជួដ	29 26 27 26 25 24 23	0	Character Codes Output from the row buffers used for character generator in the character generator
C.S.	22	1	Chip Select. The read are write are en- abled by CS
4	21	-,-	Port Address: A Figh input on As scieuts the C port or command reg in turs and a low input selects (the F point or parameter (eg stats.)

FIGURE 4.27

uP System Interface Signals	Video Memory & Character Generator Signals	CRT Monitor Interface Signals	Power Signals
AO CCLK CS DACK DO-D7 DRQ IRQ RD WR	CCO-CC6 LCO-LC3	GPAO, GPA1 HGLT HRTC LAO, LA1 LTEN RVV VRTC VSP	VCC GND

TABLE 4.3

8275 CRTC Signal Classifications

The majority of these signals generated by the 8275 are standard, however, the following are only common to this device:

DRQ & DACK: used as handshake signals with the 8257 DMA controller.

GPAO, GPA1: enable general purpose attributes.

HGLT: highlight signal to intensify a particular character(s).

INT: interrupt request to the CPU.

LAO, LA1: line attribute codes.

LPEN: ____ light pen - equivalent to the same function on other CRTCs.

LTEN: light enable - used for the cursor and for positions specified by attribute codes.

video suppression - equivalent to the blanking signal on other CRTCs and used as well under special conditions in the case of the 8275.

Available Registers


Before describing the programmable registers, it must be pointed out that the 8275 contains a **Status**, as well as a **Command** register. Figure 4.28 shows all the available registers. Accessing any of these registers depends upon the following signal levels:

c s	A O	RD/WR	Register Accessed
0	1	RD	Status
0	1	WR	Command
0	0	\overline{RD}	Parameter Reg.
0	0	WR	Parameter Reg.
1	X	. Х	None

while the Status and Command registers are read and write-only, and may be accessed by the up at any time, some of the Parameter registers are read-only or write-only and they must be accessed as part of a command sequence. To access the latter, a byte must be written into the Command register, followed by a read or write command to the relevant register.

.The Status Register

The contents of this register reflects the predominant conditions taking place within the 8275, Figure 4.29. The uP can read its contents at any time.



§275 Available Registers[12]




FIGURE 4:29
8275 Status Register Bit Assignments[12]

The Command Register

A total of 8 commands may be issued to the 8275, as shown in the table of Figure 4.30. Any command may be issued at any time, as long as the following signals hold true:

$$A0 = 1, \overline{CS} = 0, \overline{WR} = 0$$

The contents of the data bus (D0-D7) containing the command byte will then be input to the 8275.

Each command byte is sub-divided in two (Figure 4.30):

- 1. the 3 MSBs determine the command to be executed; and
- 2. the 5 LSBs are set to 0 except for the Start Display command.

Three of the commands have parameter bytes associated with them:

- (a) Reset and Load Cursor require the CPU to write additional parameter bytes to the 8275 after the command byte.
- (b) The Read Light pen command requires two byte readings after issuing the command.

	Comm	nand. Byte	Number of	Command Byte (Hex)	
` Command	(MSB) - Bit	Format (LSB)	Parameter Bytes		
	765	43210	(Note 1)		
Reset	000	00000	4W	0016	
Start Display	001	Note 2	_	Note 2	
Stop Display	010	00000	_ [.	4016	
Read Light Pen	011	00000	2R	5016	
Load Cursór Registers	100	00000	2W	8016	
Enable Interrupt	101	00000	_	A016	
Disable Interrupt	110	00000	-	BO ₁₆	
Preset Counters	.111	00000		DO ₁₆	

- 1. The least significant 5 bits of Start Display Command determine DMA rate
- W = Write to 8275, R = Read from 8275.

FIGURE 4.30

Programmable Registers

Upon power up, the CPU accesses the 8275 by issuing a RESET command in order to allow device initialization. As shown in Figure 4.30, the RESET command must be followed by 4 write operations. The contents of these 4 bytes establishes the basic operating characteristics of the 8275. Such an operation loads the screen parameter registers shown in Figure 4.28, with the desired screen format parameters. Figure 4.31 shows the detailed and tabular format of these 4 parameter registers. The available programmable parameters are:

Single or double spaced rows
Horizontal characters per row*
Vertical Retrace row count*
Vertical rows per frame*
Underline placement
Number of lines per character row*
Line counter mode*
Field attribute mode
Cursor format
Horizontal retrace count*

The characteristics denoted with an asterisk (*) are entered during power up and never change afterwards. The others are altered depending on the data that is to be displayed, at the programmer's discretion. Note that each byte allows more than one parameter to be entered, thus reducing the number of required registers. This is contrary, and more efficient, to the format used by other CRTCs that assign one parameter to each register, thus increasing the number of registers needed and the time to program the registers.

Res	et Comm	an	1 :								
	-	4	-	•	16	84	174	81	£	ų	
-	\$81.40	1	Rout Commerci	٠	•	•		•	•	٠	•
	40.00	•	Briefi Carno	3	*	H	*	#	*	*	•
_	******	•	Brison Comp	>	٧	A		*	*		
- 14 <u>19000-</u>	\$01,50		Street Come	v	u	U	v	L	L	L	ī

Merica 0 Breen Camb as 6 C C 2 Z Z Z
Astron — After the reset command is written, DMA requestis stop, 8275 interrupts are disabled, and the VSP
auriput is used to blank the screen MRTC and VRTC continue to run HRTC and VRTC timing are random on
power-up

As parameters are written, the screen composition a

Perameter - 8 Speced Rows

	1	FUNCTIONS *
- 0	Ť	Namel Raws
	1	-

Parameter - HHHHHHHH Horizontal Characters Row

					H	н	NO OF CHARACTERS
_	0	0	0	c	0	0	١
0	0	0	۰	0	٥	1	2
0	0	0	•	C	1	0	3
,		0	,	,	,	,	80
1	0	1	0	0	C	•	Undelines
							,
,	١	1	1	•	١	•	Lindelined

Parameter - VV Vertical Retrace Row Count

v	٧	NO OF ROW COUNTS PER VATE	
•	•	1	
٥	1	{ ,	
1	0)	
1	1	•	

Perameter - BRRRRR Vertical Rows/Frame

			8			NO OF ROWS/FRAME
0	0	٥	0	0	٥	1
0	0	0	٥	٥	1	, ,
0	0	0	0	1	0	3
,	•	•	,	1	•	•

Parameter - UUUU Underline Platemen

v	U	U	U	- CHIDERLINE
•	•	0	•	1
0	8	0	•	,
9	0	1		3
				!
				!
				'
١	1	١	1	16
_	_	_		

Personater — LLLL. Number of Lines per Character Row

		_	LL	LL	Language, &t Court Set.	Comment
	Ł	L	•	L	NO. OF LINES/ROW	
•	•	0	0	0	1	,
	0		٠	٦.	2	
		6	1	•	1 1	•
				,		
			_	_	1	'
		<u>'</u>			1 10	-

Parameter - M. Line Counter Mode

M	LINE COUNTER MODE
-	Made 0 (Non-Offset)
1	Made 9 (Non-Offset) Made 1 (Offset by 1 Count)

Freid Attribute Mode
Freid ATTRIBUTE MODE

	•	
remeter - CC	Cursor Format	
c c 1	CURSOR FORMAT	
0 0	B inting reiene were block	

0 0 8 inning reverse water black
0 1 Brinning unperline
1 0 Promblinking reverse video black
1 1 Promblinking unperling

Perameter - ZZZZ Horizontal Retrace Count

	2	2	2	2	NO OF CHARACTER	
			٥		2	4
١.	-	Ö	_	ò]	
ı	, `					
_	1	1	,	1	32	
		_				

Note your MSB desermines blanking at see and bottom line




FIGURE 4.31
8275 Detailed and Tabular Format of Programmable
Parameter Registers Accessed when Issuing a RESET Command[12,28]

The following limitations about the 8275 deserve special notice:

- 1. The maximum number of displayable characters per row is 80.
- 2. The horizontal and vertical retrace pulses generated by this device do not allow either front or back porch delays to be specified. (Figures 3.14 and 3.15); external logic must be incorporated to generate such delays and position these pulses adequately.
- 3. The maximum number of scan \mathcal{V} ines per character row is 16.

The cursor control register allows one of four programmable options to be displayed:

- 1. underline;
- 2. reverse video block;
- 3. blinking;
- 4. non-blinking.

Interfacing with the uP[12,28,29,31,32,33]

Although the structure which the 8275 is built upon is to make use of the DMA technique, interfacing may be accomplished without utilizing it.[33] Regardless, the same handshake signals and timing sequences must take place in order to use the 8275 adequately.

The transfer of data to be displayed on the CRT must go from the video memory (which in this case is part of the system's memory) to the 8275 under the control of the DMA controller, Figure 4.32. However, when the CPU has to issue commands and parameters to the 8275 or to read the contents of its Status register, it accesses the device by issuing either an I/O read or I/O write operation. The 8275 occupies 2 I/O port locations, thus the need for the AO signal, Figure 4.27.




FIGURE 4.32

Relationship between the 8275, the DMA controller, the uP and memory within the system[12]




FIGURE 4.33

System Block Diagram showing System Operation during data transfers between the memory and the 8275[28]

The protocol between the uP and the 8275 takes place mostly upon system power up, when device initialization is established. However, the CPU must also access this CRTC to move the cursor and to initiate and terminate the display of information. Hence, transferring of data between the 8275 and the video (system) memory takes place with almost no uP involvement at all. It is conducted by the interaction between the DMA controller and the 8275. Figure 4.33 shows the components involved in such a transfer. Note the uP has not been shown due to its non-interaction during such a transfer.

As the 8275 requires data for its character row buffers, it generates DMA requests by setting its DRQ signal high. The DMA controller responds by gaining control of the system buses, reading a byte of data from system memory (using $\overline{\text{MEMR}}$), and simultaneously writing that byte into the 8275's character row buffer (using $\overline{\text{IOW}}$).

The 8275 DRQ signal is reset when the \overline{DACK} and \overline{WR} signals are received back from the DMA controller. Such a signal combination loads the byte of data being presented to the 8275 on its data bus lines into the character row buffer. During DMA operations, the \overline{CS} signal remains high and the \overline{DACK} signal from the DMA controller performs the chip select. This is logical since the address information of the system buses contains video memory addresses during these DMA cycles.

The previous discussion pointed out the transfer of a single byte of data, however, data transfers may take place by one of two modes:

- 1. on a byte-by-byte basis with each DMA cycle being individually initiated; or
- on a burst mode where several bytes of data are transferred to the 8275 in response to a single request.

The 8275 may be programmed to operate in either of these modes.

In order to access the proper system memory space and obtain the video data, the DMA controller receives the video memory starting address from the uP upon system initialization. Upon each DMA request from the 8275, the DMA controller increments its address counter for each byte of memory transferred so that it may be able to access the next character in the video memory upon the next DMA request. At the beginning of the last row of characters of the video memory for each frame, the 8275 generates an interrupt to the CPU in order to reload the DMA controller address register with the starting address of the video memory of the present page being displayed, in preparation for the next frame of data.

The 8275 contains two 80-character (bytes) row buffers in order to allow loading of one buffer from the video memory under the control of the DMA controller, while the contents of the other buffer are being presented to the character generator logic as every scan line of each character row is sent to the CRT monitor. The switching back and forth between the two row buffers is controlled internally by the 8275, hence, the operation is completely transparent to the uP system.

Interfacing with the Character Generator

Like other CRTCs, the 8275 generates 7 output lines, the character codes (CCO-CC6), corresponding to the character being displayed on the CRT

at the Character Clock (CCLK) rate. CCO-CC6 are the outputs from the 8275's internal character row buffer. Since each character row is made up of several scan lines, for every scan line the row buffer is recirculated (or shifted) at the Character Clock rate in order for the code of each character to be output to the character generator.

The 8275 generates as well, four scan line outputs (LCO-LC3) from its scan line counter, thus allowing a maximum of 16 scan lines per character row. These lines are held steady during each horizontal scan line while the character codes are being output. After every scan line is completed, the scan line counter is incremented to address the next line of dots for the character codes that will be output.

Although limited, the 8275 provides the user the option of generating certain graphic characters. This is accomplished via the Line Attribute (LAO-LA1) signals. Since video data is stored in 8-bit bytes, and since an ASCII character only uses 7 of these bits, with bit 8 equal to 0, when the 8275 receives a byte of data from the video memory with the MSB set to 1, it recognizes this as a control code. Control codes may be of three types:

- 1. Character Attribute Codes: they cause line attribute outputs to be manipulated.
- 2. Field Attribute Codes: they affect the visual characteristics of a group of characters that are to be displayed.
- 3. Special Codes: these affect DMA and screen blanking.

However, the graphic capabilities that the 8275 provides may be implemented at the expense of additional external hardware.

Character Attributes:


This code is defined by the character attribute byte. These codes are used to generate graphic symbols without the use of a character generator. As such, they may control the display output and generate 11 symbols as shown in Figure 4.34. Blinking and highlighting of any character is controlled by this code as well. Figure 4.35 shows the typical (external) character attribute logic necessary to generate such symbols.

Field Attributes:

The Field Attribute byte code affects all data which follow. bytes the code until another attribute control byte is read from the video Hence, all the characters between these "field", will have the two control bytes, the characteristics defined by the Field Control byte. Figure 4.36 shows the highlight, format. Besides controlling the blinking, reverse video (RVV), and underlining. ' this byte is also used to manipulate the General Purpose Attribute signals, a total of 4. These signals have interesting applications since they may be used to control the color in color CRT or to select alternate character generator logic to implement special characters within a field.

Special Codes:

Four additional control codes are recognized by the 8275; they affect DMA operation and screen blanking. They are shown in Figure 4.37.




· Character Attribute Code		Dutputs					ľ
Brto	For Boon Lines	LA1	LAO	VSP	LTEN	Symbol	Description
\$432				.1			
	Above Underline	0	0	I - 1	0	}	
0000	Undertine	1	0	→0	o "		Top Left Corner
	Below Underline	0	1		0	1	<u> </u>
	Above Underine	' o	0	1 ! !	٠¢	ł	
0001	Underline	ì	1	0	0	17	Top Right Corner
	Selow Underline					1	•
	Above Underline	0	1	0	ū	1 1	
0010	Underine Below Underline	1	0	, ,	o.	_	Sotiom Left Corner
						ļ	1
0011	Above Underline Underline	0	1		č °		Bottom Right Corne
00-1	Below Underline	i i	ė	1 1	č	1 —	BOTTOM RIGHT COM
				 		 	ļ
` 0100	Above Underline	° i	0		2	l	
6,00	* Underline Below Underline	ő	0		ċ		Yop Intersect
	L			+		 	
0101	Above Underline	0	1		ç	L	
0.0,	Underline Below Underline	Ö	ì	L 6	c	17	Right Intersect
				* •		 -:	
0110	Above Underline Underline	. 0	ò	1 % 1	2	I L	Left Intersect
	Below Underline	6	ĭ	1 7, 0	č		241, 211, 1001
	Above Underline	•				 	
0.11	Underine	Ö	ò	/ 8	c,	·	Bottom Intersect
•	Beinw Underline	č	ĕ	1 1/1	ė		
 	Abuve Underline	0	Ç	+		 	
• >6.	Linderline	č	č	;	• .	ł ——	Mor-tontal (ne
	Beron under ne	e	• •	1 1			1
-	Ancie Underine		, .	9		1	· · · · · · · · · · · · · · · · · · ·
1301	Underline	ò	,	i c	•	1	Vertical Line
	the time underlane	0	١ ،	0		I J	<u> </u>
	At you Unggeline	د ء	1			1	1
اسر ۱۹۰۵	Linder ne	e e	С	٠	•	l 	Crassed Lines
	Be ion Underline	v		۵,		<u> </u>	L
	Africa Uniter ne	0		ľ	÷		Ī
	Jagettie	C		1 1		1	Not Recommended
	the accordance of			1		<u> </u>	Ļ
	Athing the 10	ا ب		1 : 1		ł	
	1-0-1-4	3				1	Special Lodes
	be a interne					J	 •
	A . 10' "		,				1
	300 P						Mary 11
	 						
	An agraphical					•	1
	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1			·- 35.			~~;
	 	,					
	At a rigerine	•		Undef ned		•	Mega!
	Besta Literia		, •	e-mr			1 - 1
	<u> </u>						Outputs are active 15


FIGURE 4.34

Character Attribute Byte Format, Codes and Resultant Symbols[12,28,31,32,33]

_



Typical Character Attribute Logic[28]



Field Attribute Control Byte Format[12]




FIGURE 4.37

Special Control Codes Byte Format[12]




FIGURE 4.38
8275 CRT Monitor Interface Signals[12]

Interfacing with the CRT Monitor

Figure 4.38 depicts the signals involved to implement this interface. The 8275 provides HRTC (Horizontal Retrace) and VRTC (Vertical Retrace) signals, the equivalent of HSYNC and VSYNC on other CRTCs. The parameter registers accessed during a RESET command, upon power up (see Programmable Registers), allow the programmer to enter the frequency and pulse intervals of these two signals as per system requirements. However, the 8275 provides somewhat limited control over these two signals since front and back porch delays are not programmable and must be implemented by means of external hardware in order to position these pulses adequately.


Other signals making up the CRT monitor interface are:

Highlight (HGLT)
Light Enable (LTEN)
Light Pen (LPEN)
Reverse Video (RVV)
Video Supression (VSP)

The LTEN, RVV and VSP can all be combined with the output from the video shift register, Figure 4.38, to produce different visual effects on the screen. The HGLT signal as well can add to the visual effects by displaying characters at different intensity levels. Finally, the LTEN input allows external circuitry to trigger the controller to store the contents of the character and row counter values in the 8275 light pen register, Figure 4.28.

Terminal Implementation Block Diagram

Designing a smart terminal built around the 8275 CRTC using the DMA technique, consisted of evaluating the minimum circuitry involved to implement it while making sure that the circuitry in question could provide enough flexibility and versatility to give the terminal enough intel®gence. The circuitry was identified, its block diagram is shown in Figure 4.39. A total of 42 chips were used to implement the terminal.




Terminal Block Diagram using the 8275 CRTC [28,32,33,34] (total component count is 42 ICs)

1 OF

TA BUS

DRESS BUS

NTROL BUS



the 8275 CRTC [28,32,33,34] count is 42 ICs)

4.4 Controller Comparison

In the course of our analysis we have considered 3 CRTCs that operated under 3 completely different approaches in order to implement the controller function. Memory interfacing, depending on the device's internal structural design, may have been carried out by one of the following techniques:

- 1. a video RAM interface;
- 2. a DMA interface; or
- 3. a transparent memory interface.

By the same token, the device's internal structure determined if the memory addressing method utilized was either:

- 1. linear; or
- 2. by row/column.

However, while each device allows the circuit designer to specify many different options, under program control , he must exercise extreme care when evaulating the different controllers and before reaching a final decision. He must be careful to check not only the CRTC but also the associated circuitry required and the total number of external components needed to build a complete system. Some controllers require more than others, as illustrated by Figures 4.14, 4.24 and 4.39. Another important point to be taken into consideration, is the effect the controller's internal structure has on the software. Some CRTCs raise the software overhead of the up.

Up to this point, we have had a chance to carry out an in-depth study of the different capabilities and characteristics of three off-the-shelf CRTCs individually. Now, the tables summarizing the controllers signals, Table 4.4, their characteristics, Table 4.5, and the necessary components, by function, required to build a smart terminal system, Table 4.6, will allow us to establish a common basis for a comparison in order to facilitate the task of deciding upon which CRT controller is best suited for the final design.

From the three tables and the detailed analysis of each CRTC we can discard the 8275 right away, for the following reasons:

Although it is quite a versatile device, its main disadvantage lies in the need for the use of DMA; a must since the 8275 has been conceived to operate under such a memory contention method without alternatives. As a result, the hardware overhead required to implement a low cost smart terminal becomes considerable. The implications arising from the extra hardware are obvious:

- higher power consumption thus larger power supply and more weight;
- larger printed circuit area needed to house the circuitry;
- 3. lower reliability; and
- 4. higher costs, as a result of all the above.

The end result will be a more expensive and bulkier (terminal. Undesirable these days, especially if complexity and moneý can be saved.

Other points against the 8275 CRTC are:

it is 8080/8085 bus-oriented and is hard to use (needs additional hardware) with non-Intel processors;

- difficult to program due to its complexity, thus resulting in software overhead;
- the use of Field Attribute Control bytes increases the amount of video memory per displayed page thus complicating the system software in order to keep track of the pointer locations and the size of the screen memory;
- additional hardware required to generate front and back porchdelays for the horizontal and vertical sync signals.

Although the 8275 has many pros going for it, other cons exist as well (besides those just mentioned), however, the above more than justify the decision against its use.

The choice between the 5037 and the 6845 is not simple to make, especially considering the versatility and ease of use of both CRTCs. However:

- 1. the chip count is lower in the case of the system implemented with the 5037;
- 2. the use of the CRT-8002 chip, a companion to the 5037, further reduces the chip count, the PCB complexity and power supply requirements, since it contains on-chip:
 - the video shift register (up to 20 MHz dot clock);
 - the character generator logic; and
 - the attribute logic;

in the case of the 6845 all of the above require additional hardware;

3. The 5037 is easily interfaced with 8085, Z80 or 6800 series processors, whereas the 6845 is a 6800 family device and requires additional hardware to interface to other processors which may be more powerful than Motorola's.

All of the above give the 5037 a considerable edge over the 6845. Thus, the CRT controller used to implement the smart terminal will be the 5037. Other important factors for such a choice will become more evident as we describe the terminal's design in the next chapter.

Signal Subdivision	Description	Mostek, SMC, SSS, TI CRT 5037 VTAC	
Micrprocessor System Interface Signals	Data Bus Register Address (or Select) Chip Select Read and/or Write Character Clock Rate Enable Sychronization Signal Reset Interrupt Request DMA Request DMA Acknowledge	DBO-D87 AO-A3 CS DS DCC	•
Character Generator Signals	Scan Line Character Code	RO-R3 (4)	
Screen (Video) Memory Signals	Memory Address	HO-H7 (8) horizontal DRO-DR4 (5) data row (row/column addressing)	, (1i
CRT Monitor Signals	Horizontal Sync Vertical Sync Composite Sync Blanking Cursor Light Pen Reverse Video Highlight Indicator Attributes General Attributes	HSYNC VSYNC CSYNC BL (blanking) CRV (cursor video)	DISPEN (CURSOR (LPSTB (L
Power Signals	+5V, GND, (V _{DD})	V _{CC} , GND, (+12V)	

TABLE 4.4 CRT Controller Signal Compari

itek, SMC, SSS, TI CRT 5037 VTAC	Motorola MC 6845 CRTC	Intel 8275 CRTC	Туре
DBO-DB7 AO-A3 CS DS DCC	DO-D7	DBO-DB7 AO CS {RD WR CCLK IRQ DRO DACK	Bidirectional (8) Input (1)
RO-R3 (4) , -H7 (8) horizontal O-DR4 (5) data row //column addressing)	RAO-RA4 (5) MAO-MA13 (14) (linear addressing)	LCO-LC3 (4) CCO-CC6 (7) (linear addr. using DMA technique)	Output Output Output Output
HSYNC VSYNC CSYNC BL (blanking) RV (cursor video)	HSYNC YSYNC DISPEN (Display Enable) CURSOR (Cursor Enable) LPSTB (Light Pen Strobe)	HRTC VRTC VSP (Video Suppression) LTEN (Light Enable) LPEN (Light Pen Detect) RVV HGLT LAO,LA1 (Line Attribute Code) GPAO,GPA1 (Gen. Purpose Attr.)	Output (1) Output (1) Output (1) Output (1) Output (1) Input (1) Output (1) Output (1) Output (2) Output (2)
V _{CC} , GND, (+12V)	V _{cc} , V _{ss} , (-)	V _{CC} , GND, (-)	Input (2 or 3)

TABLE 4.4
CRT Controller Signal Comparison

		,		•	• • • •	The second of the second	eking to go gradu
INTEL 8275	+5∀	Western Digital	No Yes No Location Only Blink, block, underline, reverse video	only total retrace time	only total, retrace time No*	Linear 16 bits 0 -> 64 K	10 1-80 1-16 1-16 3.1 MHz 128 ASCII
MOTORLA MC 6845	+5V	AMI+ Hitachi Rockwell+ Synertek+ (+ modified version of MC6845)	Yes Yes No Programmable Blink, block, underline, reverse video	Yes Yes Yes	Yes 16 scan lines Yes No* Yes (2 modes)	Linear 14 bits 0 -> 16 K	10 1-256 1-32 1-128 2.5 MHz 128 ASCII
SMC CRT 5037	. +5V, +12V	Mostek Solid State Scientific Texas Instruments	Yes Yes No Programmable Block	Yes Yes Yes	Yes 3 scan lines Yes Yes Yes Yes (non-interlace only)	Row/Column 8-column(or horiz. counts) 5- row I3 bits 0 -> 8 K	20-132 1-16 1-64 4.0 MHz (typ.) 128 ASCII
DESCRIPTION	CRT Power Supplies Required	Second Sources	Readable Writeable Incrementable Size Mode Controls	Horizontal Timing Control Front Porch Width Back Porch	Front Porch Width Back Porch Composite Sync Available Interlaced scan	Addressing Method Addressing Limits	Dots per character (max.) Characters per row Scan Lines per row Rows per frame Character rate Number of
FUNCTION	Power	Availability	Cursor	CRT /nchronization Signals	105	Video (Refresh) Memory	Character Generation

		,		
Character Generation	ter	20-132	10 1-256	10 1-80 1-16
	Scan Lines per row Rows per frame Character rate Number of Displayable Characters	1-10 1-64 4.0 MHz (typ.) 128 ASCII Graphics with external circuits	1-32 1-128 2.5 MHz 128 ASCII plus 37 graphics	1-64 3.1 MHz 128 ASCII plus 11 graphics* Yes
Attributes	Blink Reverse Video Highlight Blank Underline Graphics	Yes Yes Yes Yes Yes No*	* * * * * * * *	Yes Yes Yes No Yes See Thin Graphics
Split Screen	Capabilities	No	No	Software
Line Frequency	50 Hz/60 Hz operation	Software	Software	Software
Memory-Contention	DMA required Memory-Contention Logic Memory-Contention circuit required On-chip buffer	No No Yes No	No No No No	Yes DMA No Two, 80-bytes each
Mi scel laneous	Additional components needed to be able to achieve system implementation	CRT 8002 (attribute controller)	None	8257 (DMA controller)
20	Total number of programmable registers	<pre>9 + command register (cursor, scroll, top-of-page)</pre>	18 + address register (screen format & timing registers, cursor, top-of-page)	8 + status + command registers (cursor, parameters, screen format & timing)
-2	Light pen register On-chip dot timing Microprocessor family Technology	No No 8080/8085 with interface NMOS 40	Yes No 6800 NMOS 40	Yes No 8080/8085 NMOS 40
xternal hardware required	ired to implement	TARIF 4.5		

-dware required to implement

TABLE 4.5 Summary of CRT Controller Functional Characteristics

MANUFACTURER	CRT CONTROLLER	CHARACTER Generator	VIDEO & ATTRIBUTE CONTROL	KEYBOARD
STANDARD MICROSYSTEMS CORPORATION (SMC)	CRT 5037 74LS157 (4)	CRT 8002*	CRT 8002* 74160	KR- 9600
MOTOROLA	MC6845 CRTC 74LS157 (3)	MCM66714 MC6887 (3) 74LS374	7404, 74LS78 74163, 74165, 74LS174	MC6821 (PIA
INTEL (USING DMA)	8275 CRTC 8257 DMA 74S163	2716 (EPRUM) 74LS175 (3) 74LS00	74LS20, 74S74, 74LS175(2), 74166 9602	8279 74LS138

^{*}PERFORMS A DUAL FUNCTION.

TABLE 4-6
System Organization and II

KEYBOARD	COMMUNICATIONS	RS 232C INTERFACE	SYSTEM SUPPLY REQUIREMENTS	MINIMAL SYSTEM PARTS COUNT
KR-9600	COM 8216 (BAUD RATE GEN.) COM 8251A (USART)	1488. 1489	*₹ +5, ±12V	28
MC6821 (PIA)	MC6850 (ACIA) MC14411 (Baud rate gen.)	1488 1489	* +5, ±12V	32
8279 74LS138	8251 (USART) 74LS06, 93S16 74LS161(2) (Baud rate gen.)	1488 1489	+5, ±12V	42

TABLE 4-6

SECTION 3

CHAPTER 5

THE TERMINAL'S HARDWARE

As shown so far, terminal design is an intricate subject requiring carefully "thought of" decisions in order to provide adequate operator ease-of-use and system flexibility. This chapter will be devoted to the detailed description of the hardware making up the 32-chip "smart" video terminal design, along with the design decisions and reasons for implementing it as it was. The terminal has been named "SAVE" (SmArt compact VidEo terminal) reflecting its characteristics of low power, smartness, speed, compactness and low cost.

5.1 Design Specifications

The design of the system in question, as well as any other system, must start with a design specification. Above all, the designer must know what to design for, where to begin and up to what extent, i.e., when to stop, in order not to make the final product bulky, expensive and a neverending project where the design gets redesigned over and over, trying to come up with an ideal product. This is where the design specifications play a major role in providing the designer with a global picture of the final product while indicating the limitations as well as outlining its features.

The design of the subject terminal proceeded from the following (preliminary) specifications:

- low power consumption;
- minimal component count possible;
- low cost;
- clean display exhibiting no "snow" and no flicker;
- 24 lines of 80 characters (with provision to implement other formats easily);
- upper and lower case alphanumeric character set with descendens incorporated for such letters as g, j, p, q and y;


(the descender requirements will have a direct effect on the number of scanned lines per character, thus affecting the maximum dot clock frequency from which other relevant frequencies are derived.)

- easily readable high resolution character matrix;
- video attributes: underline, reverse video, character
 blinking;
- editing features: character insert/delete, line insert/delete, tab operations, full/partial screen erase;
- one page of text available (with ease of upgrading to 2 or more pages);
- several data communications ports (RS-232C) with selectable baud rates to accommodate a host and a printer among others;
 - full or half-duplex;
 - line or local mode select;
 - composite video output (TTL level) to allow direct interfacing to a monochrome monitor;
 - the heart of the system must be resident in software to allow ease of upgradeability, expandability and flexibility.

5.2 Operational Characteristics

Figure 5.1 illustrates the block diagram of the SAVE terminal.

Figure 5.2 shows the detailed circuit schematic which the operational description that follows will make reference to.










FIGURE 5.2
Terminal Circuit Diagram


41 6.144**MN**z 7415/38 X2 X1 A13 A12 1 Å AIS







































150F



TITLE: SAVE TERM DESIGN: JUAN (

	POWE	R L)/ST	RIBU	TI.
	CHIPS	GND	+5V	+/2 V	-/2
	8 085A 8 155	20	40	,	j
	CRT 5037	6	14	/3	
	CRT 8002	17	12	,	
•	COM 8251A	4	24		
15 13 13 15 15 15 15 15 15 15 15 15 15 15 15 15	EPROM1 3732 (EPROM2)	12	24		
15N - 74LS 24W - LL 32	74 LS 24 4 74 LS 374 8286	10-	20		
	RAM > 4516	/2	24		
7 10K9 10K 10 10K 11 7 10K 10 5 10K 12	74 LS138 74 LS157 74 LS161	R	16		i.
	1488	7		14	7
Z4	ALL OTHER	. 1	14		

LEYMINAL .

N (SEPT 83)


,	POWER DISTRIBUTION					
	CHIPS	GND	+5.V	+/2 V	-/2V	# PINS
,	8 085A 8 155	20	40			40
	CRT 5037	6	14	/3	′	40
đ	CRT8002	17	12		•	28
	COM 8251A	4	24			.28
3	EPROML) 1732 (EPROML)	12	24			24
L 32 L 74LS14 L/2	7418144 7418374 8286	10	20		£	20
· ·	RAM' > 516	/2	24			24
	74 LS 138 74 LS 157 74 LS 161	R	16	٠		16
12	1488	7		14	/	14
۰	ALL OTHER	7	14			14

·
SPARES 15 5 17 3
15V - 14LS144 - 1132
5 10° 74 LS 14 11/2
- д дж а дэк дэк дэк
7 7 7 5 10 11 2 5 10 1 12 1 1 1 2 1 1 1 2 1 1 2 1 1 2 1 1 2 1 1 2
74

5.2.1 The Video Controller and Character Generator Section

The heart of the tentions in the CRF 503? Video Timer and Controller (VIAC) chip (US, Figure 5.2) and the CR. 8002 rateo Display Attribute Controller (VDAC) (U7). States control in Section + 3.1, the CRT 503% is a flexible, promote oble CRT promotion chip that generates all the timing signals, e.g. syncs and blacking, necessary to run the CRT vides monday. The TRT 8002[11,43], a companion whip to the CRT 5037, is a homily versatify wides generated by projeting character generation, char cash take listes. It graphic inclusions of common connection, while incomparating on the Diff Wideo shift register that can be special up to 20 The lawren of controlling it agreetion exist in Respire unit count to a Figure 5.3 hows the MF 800% block diagram and timing specifications necessary we interface it. In character generation kCM built into the CPT 800% Figure 5.4, provides for 128 characters, each in a 7 x 11 character matrix, for righ resolution character for colon, wideh RAM (U5) is configured as a two part memory in as ich in asses can be sourced from either the SRT controller 36% or the 3085% uP (61). It consists of a single 2K x 3 static RAM, regarding the screen to be filmathed as all data nows or 90 characters each.

Video timing is provided by the dot-clock crystal, Y2 (Figure 5.2) and associated directicny 7450% (d36A,B), C4, C5, R8 and R9, making up the dot-clock scittages. The 34504 (U30C) buffer's the video dot clock (VDC) input of the CRT 8002. The moll-up resistor, R2, is used at the output of U30C to guarantee the logic 1 equirement of the VDAC input, see Figure 5.3 "AC timing diagram". The video dot clock, 17.0748 MHz, which








FIGURE 5.3
CRT 8002 (VDAC) Block Diagram and Timing Specifications[42,43]

CRT 8002-011 (ASCII)
CODING INFORMATION

CRT Video Display-Controller Video Generator VDAC





ATTRIBUTES

Underline Underline will be a single horizontal line at R11 Cursor

Cursor Cursor will be a blinking reverse video block blinking at 3.75 Hz

Blink Rate
The character blink rate is 1875 Hz
Strike-Thru
The strike-thru will be a double line at
rows R5 and R6

FIGURE 5.4

CRT 8002 (VDAC) Built-in Character Generator ROM, Graphics Mode and Attribute Specifications[42,43]

determines the actual video data rate is divided down by 9, by means of the 74LS161 (U31) synchronous 4-bit binary counter, to provide the LOAD (LD) signal to the video shift register within the CRT 8002. The same LOAD signal is delayed by a dot time by 74LS74 (U14B) to provide the character clock (CCLK) to the CRT 5037 display controller. The character clock determines the speed each character is addressed.

The CRT 8002 requires a minimum 8 x 12 character block matrix to form its basic 7 x 11 character, in order to provide one line and one dot spacing between characters; however, to allow fully framing a character for a reverse video presentation, the horizontal character block must be increased to 9 or 10 dots, i.e., 2 or 3 dot spacing between characters. For the same reason, allocating 13 lines per character allows top and bottom framing as well. In this application, the character block designed-in was 9 x 12, (binary counter (U31) divides by 9), in order not to increase the horizontal scan frequency above 20 KHz (resulting in a price increase for the video monitor), and keep the dot clock well below the maximum limit of the CRT 8002.

The 5037 VTAC provides display addresses to the video RAM (U5) which sends ASCII character data to the VDAC. The VDAC (U7) in turn converts the ASCII data to serial video and shifts it out to the driving circuitry. The VTAC provides horizontal, vertical, blanking and composite sync signals as well, which together with the VDAC's video signal, are buffered via the 74LS244 (U10). To provide interfacing flexibility, the terminal was designed with two types of video monitor signal outputs.

Connector J4 (see Appendix C) provides a composite video interface (TTL level) by means of transistor Q1 (2N3904), used in a mixer-driver configuration. Connector J3 (Appendix C) provides separate horizontal sync, vertical sync and video signals (TTL levels) for monitors with such input requirements. Variable resistors VR1 and VR2 are optional and may be incorporated to provide contrast and brightness control, depending on the monitor's built-in circuitry. Note as well, that the polarity of the vertical drive signal (VPOL) is controlled by the setting on DIP switch S2 pin 10 (Appendix E) and the 74LS86 (U18D). Depending upon the monitor's requirements, the signal polarity may be configured as either active high or low.

The video RAM's address generated by the VTAC is gated through selectors 74LS157 (U23 to U25) to allow address mapping to take place from row-column format to binary format by the 74LS157s (U26, U27), in order to address the 2K-byte display memory (U5). During the display time, data is fetched from video memory, by means of the addresses generated by the CRT 5037, and passed to the CRT 8002 VDAC data and attribute lines; during blanking, the 74LS157 (U28) and 74LS08 (U29) force a "Normal Video" attribute into the VDAC. The half-intensity attribute is pipelined through 74LS74 (U15) as HINT; this is combined with the VIDEO output signal of the VDAC and sent to both J3 and J4 monitor connectors.

The VDAC handles a variety of character attributes, besides "half-intensity" which has been described above. The others, supported by this particular design are:

underline, blink, reverse video, blank, block graphics and line graphics.

The VDAC separate attribute inputs, along with the attribute enable strobe.

(ATTBE) input, allow system operation with either embedded or invisible attributes. They are defined as follows:

Embedded Attributes:

is a method of generating attributes by inserting, or embedding, attribute characters within the displayable character stream. All subsequently displayable characters will exhibit the attributes defined by the last attribute character encountered. A displayable character position is lost each time an "embedded attribute" is used.

Invisible Attributes:

is a method of generating attributes using a wider memory. Each character will carry attribute bits appended to the character allowing for attributes to change as often as every character, with no loss of display position.

For 8-bit systems, embedded rather than invisible attributes are used, since the latter require more than 8 bits. An elaborate discussion will be carried out later under "Attribute Formatting".

<u>Calculation of Screen Format Parameters to Program the CRT 5037 Registers</u>. The VTAC is flexible enough to allow one to design this terminal with a variety of register programmed screen formats. However, it should be noted that the screen formats are limited only by the video RAM memory size. Screen formats with greater total character counts than 24 x 80 are certainly possible. Generally, a different initialization of

the VTAC, a faster crystal and a faster horizontal scan rate of the monitor are all that is required. One also has the ability to increase the number of characters on the screen by running the monitor in an interlace format which doubles the number of data rows on the screen. In this case, the VTAC will provide the odd field/even field timing signals necessary for interlace operation when desired.

Programming the 5037 is a relatively easy task. However, in order to pick the correct video dot clock frequency and to program the registers in the VTAC it is first necessary to determine several key parameters. Among these parameters we need:

the vertical refresh rate = 60 Hz
the number of displayed characters = 80
the number of data rows = 24
the character block matrix format = 9 x 12
the monitor's horizontal sweep frequency = 18.6 KHz

The remaining information can now be calculated by the designer if it is carried out in an orderly fashion so as to determine the other relevant frequencies and thus derive the register contents from the above parameters. To do so, Table 5.1 was used; the known parameters are entered in the table to simplify calculations as they are calculated.

Since the horizontal sweep frequency is known, the time per scan is calculated:

 $t_{scan} = 1/18.6 \text{ KHz} = 53.76 \text{ us (Step 12 in Table 5.1)}$ The value for step 11 in Table 5.1 becomes:

total no. of scan lines = $\frac{\text{Horiz. sweep freq. (Step 12)}}{\text{Vert. frame rate (Step 5)}} = \frac{18600}{60} = 310$

1.	H CHARACTER MATRIX (No. of Dots):
2.	V CHARACTER MATRIX (No. of Horiz. Scan Lines):
3.	H CHARACTER BLOCK (Step 1 + Desired Horiz. Spacing (2)
	= No. in Dots): 9
4.	V CHARACTER BLOCK (Step 2 = Desired Vertical Spacing (1)
	= No. in Horiz. Scan Lines):
5.	VERTICAL FRAME (REFRESH) RATE (Freq. in Hz):
6.	DESIRED NO. OF DISPLAYED DATA ROWS:
7.	TOTAL NO. OF ACTIVE "VIDEO DISPLAY" SCAN LINES
	(Step 4 x Step 6 = No. in Horiz. Scan Lines):288
8.	VERT. SYNC DELAY (No. in Horiz. Scan Lines): 0
9.	VERT. SYNC (No. in Horiz. Scan Lines; T = 161.28 us*): 3
10.	VERT. SCAN DELAY (No. in Horiz. Scan Lines;
	T = 1.021 ms*):
11.	TOTAL VERTICAL FRAME (Add Steps 7 thru 10 = No. in Horiz.
	Scan Lines):310
12.	HORIZONTAL SCAN LINE RATE (Step 5 x Step 11 = Freq.
•	in KHz):18.6
	(53.76 us)
13.	DESIRED NO. OF CHARACTERS PER HORIZ. ROW:
14.	HORIZ. SYNC DELAY (No. in Character Time Units;
	T = 2.10 us**): 4
15.	HORIZ. SYNC (No. in Character Time Units; T = 4.74 us**): 9
16.	HORIZ. SCAN DELAY (No. in Character Time Units;
	T = 4.74 us**): 9
17.	TOTAL CHARACTER TIME UNITS IN 1 HORIZ. SCAN LINE
	(Add Steps 13 thru 16):102
18.	CHARACTER RATE (Step 12 x Step 17 = Freq. in MHz):1.8972
	(0.52709us)
19.	CLOCK (DOT) RATE (Step 3 x Step 18 = Freq. in MHz):17.0748 6
	· · · · · · · · · · · · · · · · · · ·
*Ver	tical Interval
**Ho	rizontal Interval

TABLE 5.1

CRT 5037 Worksheet for the 80 x 24 Non-Interlace Screen Format

Prior to computing the value of Step 10, the vertical scan delay time (Figure 3.15) must be determined. Figure 5.5 reflects the timing to be taken into consideration during horizontal and vertical intervals. The vertical scan delay information is obtained from the monitor's specifications. However, in general most monitors require a minimum vertical sync delay of 1 ms. Hence the value for Step 10 becomes:

Step 10 =
$$\frac{\text{vert. scan delay}}{t_{\text{scan}}} = \frac{1 \text{ ms}}{53.76 \text{us}} = 1 \implies \approx 19$$

The vertical sync pulse width generated by the CRT 5037 is equal to three horizontal scans; therefore, Step 9 equals 3. The vertical sync time is calculated as follows:

 t_{VSYNC} = 3 x t_{SCan} = 3 x 53.76 us = 161.28 us This value is also entered in Step 9 and should be verified to be within the monitor specifications.

The value for Step 7 is now calculated:

Step 7 = Step 4 x Step 6 = 12 x 24 = 288 scan lines

From the above we can obtain Step 8; the vertical sync delay: Step 8 = Step 11 - (Step 7 + Step 9 + Step 10) = 310 - (288 + 3 + 19) = 0

Hence, the vertical sync delay will be 0. As a result, the total blanking interval, which is the sum of the "Front Porch, Vertical Sync Pulse and Back Porch" (Figure 3.15), is 22 scan lines long or 1.18 ms. Some flexibility exists in the choice of these parameters.




FIGURE 5.5

Horizontal and Vertical Timing Considerations
When Calculating the Screen Format Parameters[19,20,21]

To calculate the horizontal blanking interval parameters (Figure 3.14), Steps 14 through 16, we must consider that the horizontal retrace time is less than the horizontal blanking interval. In fact, this interval is normally 25% of the total horizontal scanning period. Thus, in an 80 character per row data system, this would give 20 extra characters, for a total of 100. However, we will use 102 characters to provide for some degree of flexibility, thus, a total of 22 character time units is available for the horizontal blanking interval.

In general, the horizontal sync parameters are monitor dependent, however, most monitors responding to 18.6 KHz horizontal scanning frequencies have minimum horizontal sync delays of 2 us and horizontal sync pulse widths and scan delays of 5 us each. In general, the ratio of

such parameters is 1:2:2. Thus, for this application, the time for one character is given by:

$$t_{char} = \frac{1}{characters \times horizontal scan freq.} = \frac{1}{102 \times 18600}$$

$$t_{char} = 0.52709 \text{ us (or } 1.89727\text{Hz (Step 18))}$$

We can now obtain the values for Steps 14, 15 and 16 with the value obtained above:

Step 14 =
$$\frac{2 \text{ us}}{0.52709 \text{ us}}$$
 = 3.79 \approx 4

Step 15 = Step 16 =
$$\frac{5 \text{ us}}{0.52709 \text{ us}}$$
 = 9.48 \approx 9

Step 17 should match against the sum of Step 13 through Step 16, i.e., 80 + 4 + 9 + 9 = 102. Therefore, it checks out.

The video dot clock frequency may now be obtained:

Step 19 = Step 3 x Step 18 = 1.8972 MHz x 9

= 17.0748 MHz

Having chosen the display format and calculated all the relevant parameters, the actual content for the VTAC registers can now be established, as shown in Table 5.2. For a detailed description of the VTACs programmable registers, refer to Section 4.3.1 and Figures 4.5b, 4.6 and 4.7. Note that registers 7 and 8, the Cursor Character Address and Cursor Row Address, should both be initialized to "\$\mathcal{G}_{16}"\$ to place the cursor in the "home" position upon power-up.

REG. #	ADDRESS A3-A0	# FUNCTION	BIT ASSIGNMENT	HEX. DEC.
0	0000	TOTAL HORIZ- CHARACTER COUNT: 102 (ENTER TOTAL -1)	01100101	65 101
1	0001	INTERLACE: O (NONE) H SYNC WIDTH: 9 H SYNC DELAY: 4	0 1 0 0 1 1 0 0	4C 76
2	0010	SCANS/DATA RUW: 12 (ENTER TOTAL -1)		
		CHARACTERS/RUW: 80 (code = 101)	X 1 0 1 1 1 0 1	5D 93
3	0011	SKEW CHARACTERS: OO (NONE) DATA RUWS: 24 (ENTER TOTAL -1)	0 0 0 1 0 1 1 1	17 23
4	0100	SCAN LINES TOTAL/FRAME: 310 (for non-interlace X = (total - 25b)/2) X = 27	0 0 0 1 1 0 1 1	1B 27
5	0101	VERTICAL DATA START = 3 + VERTICAL SCAN DELAY: SCAN DELAY: 19 DATA START: 22	0 0 0 1 0 0 1 1	13 22
6	0110	LAST DISPLAYED DATA ROW (TOTAL DISPLAYED DATA ROWS -1)	X X 0 1 0 1 1 1	17 23

TABLE 5.2
CRT 5037 VTAC REGISTER LOADING WORKSHEET

5.2.2 Microprocessor and I/O Section

The brain of this terminal is an 8085A (U1) uP; all operations are under its control. It runs at a 6.144 MHz input clock (Y1), which drives its internal clock generator, resulting in a 3.072 MHz cycle clock, since the input frequency is divided by two to give the processor's internal operating frequency. The crystal that drives the uP was particularly selected to allow direct derivation of the 8 necessary baud rates, in order to achieve asynchronous communication without the need for additional circuitry. The 8085A has a clock output which may be used for this purpose.

The four MSBs of the address bus (A15 to A12) are decoded by the 74LS138 (U8) to provide the various chip select signals, as configured in the system's memory map. Since the 8085A multiplexes its lower address byte and data lines, the 74LS374 (U9) latches the 8 address lines by means of the ALE signal going high during the first T state of the machine cycle, in order to keep the address stable throughout it.[44] Program instructions and constants are fetched from U4, the 2732A (4K x 8) EPROM. Provision for future system expansion has been incorporated into the design by means of U32, another 4K x 8 EPROM; address decoding for such an option was implemented in the design as well.

To further decrease component count, the 8155 (U2) RAM-I/O-TIMER device was designed in. It contains 256 bytes of RAM, sufficient for certain software scratch pad variables, the communications buffer and stack requirements. This device provides the entire system's RAM needs

excluding the video RAM. The 8155 is initialized via software to have three input ports.[45] The ports correspond to:

- Port A (DIP switch S1): the options supported by this port control the baud rate, parity, local echo, auto linefeed and auto scroll (refer to Appendix E).
- Port B: interfaces directly with the keyboard's ASCII code.
 input (refer to Appendix D).
- Port C (DIP switch S2): the options supported by this port control the key click, parity error indicator, 50 Hz/60 Hz operation, screen format, ON-line or OFF-line option, vertical sync polarity and printer ready polarity (refer to Appendix E).

The status of the DIP switches is checked upon power-up or system reset and is used to set up the various system configurations. The keyboard's input on the other hand is read upon a keystrobe (KSTB) occurrence. Such a strobe is filtered by R1 and C2, cleaned up by 74LS14 (U12B) and becomes a rising-edge interrupt RST7.5 at the up. This interrupt service routine reads the new 8-bit keyboard code and acts accordingly. The different control codes (Escape sequences) recognized by the terminal are outlined in Appendix B. The programmable timer in the 8155 running from the 3.072 MHz processor clock provides a 16X baud clock to the 8251A USART through its CLOCK output. The baud rate is set depending upon the set up on DIP switch S1, thus providing an easy means for changes.

5.2.3 Memory Addressing

The VTAC addresses the display memory on a row/column basis. There are obvious advantages when using this technique (refer to Section 3.4, "Addressing, the Display Memory"), such as generating oversize characters, page scrolling and software addressing. The latter is the most important

since most programmers use X-Y (row-column) addressing when writing software for CRT terminals in order to facilitate the task. This was the reason for implementing in silicon such a technique as part of the CRT 5037 addressing scheme. However, the software benefits obtained when using row/column addressing generates hardware problems when the number of characters per row is non-binary, for example 80, as in this application. Addressing the display RAM in this case is wasteful of memory.

To the uP, the display memory occupies a section of its memory map, 2K in this case. When it wants to either read or write from/to this memory, the CPU does so in a linear fashion, i.e., the addresses it generates are continuous. However, the VTAC addresses this same memory on a row/column basis. Thus, a problem arises since each generates different address formats to access the same byte at a particular location. To solve this problem and still retain the advantages of row/column addressing, a hardware address mapping is performed, as shown in Figure 5.6. Thus, the CPU's linear addresses are converted to row/column addresses. Without this feature, a software algorithm would have to convert a binary address to row/column every time the uP wants to access the display memory. This algorithm would create significant overhead and program execution time. Thus, the reason for implementing it in hardware.

Considering the VTAC and Figure 5.6, the character column and character row outputs combine to form the character address bus. This bus, along with the uP address bus, is connected to 2-to-1 selectors, 74LS157s (U23 to U25 in Figure 5.2). The selector's output, (Z) in Figure




FIGURE 5.6
uP and VTAC Address Bus Mapping[50]

5.6, is decomposed into two fields, row (Y) and column or character (X) by the address mapping (or translator) devices, also 74LS157s (U26, U27 in Figure 5.2). The address mapping is shown in Table 5.3 below (inputs (A) And (B), and output (Z) are with reference to Figure 5.6).

\ .													
	SELECTOR				,								
uP ADDRESS BUS	IMPUT (A)	A11	A10	A9	AB)	A7	A6	A5	Α4	А3	A2	A1	ΑO
FUNCTIONS		, ,	,	ROW			СН	ARA	CTE	R (1	Col	umn)
VTAC OUTPUTS	INPUT (B)	DR4	DR3	DR2	DR1	DRO	Н6	Н5	Н4	нз	H ₂	H1	нО
SELECTOR OUTPUTS	OUTPUT (Z)	Y4	Ý3`	Y2	Y1	YO	х6	χ5	х4	хз	X2	°X1	χO

TABLE 5.3

Address Bus Mapping for an 80 x 24 Display Format

The mapping technique is better illustrated in Figure 5.7. The first 64 characters are mapped directly and the next 16 characters (H6 = 1) are mapped in a higher part of the display RAM. The uP address, being linear, is overlayed onto the VTAC's address bus (row/column) via the selectors and translators. Thus, every character is addressed by its row and column from both the uP and the VTAC. The same memory location will be accessed whether the same identical address originates from the uP (in a linear format) or the VTAC address bus (in a row/column format). Note that the memory section shown as "unused" in Figure 5.7 results from the 1920 bytes necessary for an 80 x 24 display format versus the 2048 bytes available in the 2K RAM and not from an inefficient use of memory due to the row/column addressing format.




FIGURE 5.7

Address Mapping Scheme for an 80 Characters/Line by 24 Lines Display Format[50]

5.2.4 Memory Contention

The power of a video terminal run by a uP is that the screen characters can be manipulated by simply instructing the CPU to move data from one memory location to another. The instructions that carry out such information movement are extremely fast. It is useful to be able to manipulate the information in the video RAM at the full uP speed in order to provide the throughput necessary for such tasks as communications processing and the various options and features of the video terminal. A monitor, however, has to be refreshed constantly with information to produce the dot patterns necessary to give a stable video presentation. .It is therefore necessary for the YTAC to continually address the video RAM so that screen refreshing can occur. When the uP, which shares the same RAM, wishes to address it, memory contention occurs between the CPU and the CRT controller. (Section 3.4 "Interfacing the Memory to the Display"). If the uP takes over the display RAM addressing during the actual display period, thereby interrupting the display, flashing of the display occurs. Such a phenomena must be prevented.

Several memory contention solutions are possible; however, the choice of one memory contention scheme over another can greatly affect the flexibility and expandability of the terminal by affecting the uP's throughput and efficiency. The terminal described herein gives the VTAC priority in its addressing of the video RAM whenever the VTAC is reading and sending visible displayable information to the monitor. When the uP tries to address an area of video RAM, defined by the Valid Video Access (VVA) signal from the address decoder 74LS138 (U8, Figure 5.2), it is put

into a wait state, until the horizontal drive interval (HSYNC), by lowering the READY line of the 8085A (U1) and the memory cycle is extended until the next horizontal retrace period. At this time, since no visible video information is being sent to the screen, the uP's memory cycle is allowed to conclude. Using this technique the uP has limited access to the video RAM whereas the VTAC has unlimited access to it. contention scheme is implemented in hardware by means of the VVA and HSYNC signals and flip flop U13B to synchronize the READY line, on the CPU, using the uPs clock out (PCLK) signal. Thus, when signal HSYNC does take place, the logic circuitry made up of UllB, Ul2C, Ul6B, Ul6C, Ul7A, Ul8A, U19A, U19B and U19C will switch address multiplexers U23-25 to the uP bus and enable the bus transceiver 8286 for a transfer to/from the display Hence the CRT display will not flash since there can be no RAM. interference to valid video information during this interval. The uP's throughput will be reduced in this case since memory cycles can be extended for as long as 42 us, the time during each horizontal scan when information is being displayed on the CRT. If moving or manipulating all 1920 characters (80 x 24) in the video RAM is required, each access to this video RAM will take about 42 us (one access maximum per scan line) and the speed of the video operation is reduced. However, note that access to the main system memory (on the 8155 (U2)) and the program memory (U4) is maintained at full uP speed. For operations which can't wait, access via the Blanked Video Access (\overline{BVA}) address range will force access without waiting, and will blank the display to avoid "flashing" on it. Since one of the main design criterions for this terminal was minimum chip count, this scheme provides a fine solution to the memory contention

problem. During high speed data communications, however, the incoming information that must be displayed on the monitor may not be able to be entered into the video RAM at a rate fast enough to keep up with the high speed communications channel. To allow operation at high baud rates, a communication but fer using 128 bytes of the 8155's RAM is employed.

A real-time clock, at 60 Hz is provided by 74LS74 (U13A) clocked by the vertical sync (VSYNC) signal causing an 8085A, interrupt (INTR); pull-up resistors Z1 and the $\overline{\text{INTA}}$ signal from the uP disabling address decoding (U8) forces "RST7" interrupt, and $\overline{\text{INTA}}$ resets 74LS74 (U13A) display RAM access request.

5.2.5 Communications Interface

Serial communications is performed by the 8251A (U3) USART[46] through level converters MC1488 (U21 - the driver) and MC1489A (U22 - the receiver), serial out gating network 74LS32 (U17B, U17C) and 74LS86 (U18C), with a 16X baud clock provided by the programmable timer in the 8155 running from the 3.072 MHz processor clock. The terminal can generate up to 8 different baud rates determined by a 3-bit code from S1, one of the two banks of 8 position DIP switches. (Refer to Appendix E). The baud rates implemented are the most popular ones; from 110 to 19,200. Controlled by the RTS output of the 8251A, serial data can be directed to the communications port (\overline{RTS} = low) or the printer port (\overline{RTS} = high). Transmit and receive ready signals, TxRDY, RxRDY respectively, are ORed together (U17D) and become RST6.5 interrupt COMMINT. Audible Alarm (\overline{ALARM}) is buffered by 74LS244 (U10) and controlled by the SOD line from

the 8085A. It drives a miniature buzzer and may serve as well as a remote alarm through connector J7 (Appendix C).

5.2.6 CRT Interface

The VTAC produces horizontal sync, vertical sync and video blanking signals to allow operation with monitors having separate, direct drive, TTL compatible outputs. This design supports such an option via connector J3 (refer to Appendix C). In addition, the composite sync output of the VTAC is combined with the video signal from the VDAC to produce a composite video signal (TTL levels), connector J4 (refer to Appendix C). The design supports such interfaces to allow the use of an 18.6 KHz horizontal sweep monitor and is compatible with the Ball Brothers TV 120 and other similar monitors.

5.2.7 Attribute Formatting .

When ASCII data is loaded into video RAM, the seven ASCII bits define the particular characters to be displayed from the VDAC's character generator ROM. To take full advantage of its features, however, the VDAC requires specification of the attributes associated with each character. The four basic attributes are underline, blink, blank and reverse video. Thus, at any time a character might be displayed as blinking, and/or underlined, and/or in a reverse video field (black characters on a white background).

There are two ways to handle attributes: Invisible attributes require one to use a video RAM wider than 8 bits where each extra bit

individually enables or disables its corresponding attribute. Although the CRI 8002 VDAC can easily handle video memory greater than 8 bits and generate the appropriate attributes, this alternative was not practical for a terminal designed for minimum cost and chip count. In addition, since the 8085A is an 8-bit uP it will easily handle an 8-bit wide video RAM. In order to keep the video memory at 8 bits, embedded attributes are used. Instead of every character carrying an attribute field, a particular attribute or combination of attributes can be initiated inserting a specifically designated attribute byte into video RAM. All characters from that point on will exhibit the attribute(s) until another attribute byte is encountered that changes the attribute byte and hence the subsequent display.

By using the attribute enable pin (ATTBE), the VDAC (U7) can maintain attributes internally and can be wired to update its internal attribute latch only during an attribute byte. Since each attribute occupies a location in video RAM, its associated display position on the screen must be blanked to prevent an erroneous display. This character position can be blanked easily by making use of the retrace blank (RETBL) pin on the VDAC. Embedded attributes, under most conditions, are neatly displayed, since they often occur when the information presented to the screen would normally be blanked. For example, the underline attribute will usually occur on a word basis. The space code normally preceding the word to be underlined is replaced by an attribute byte that starts the field and the space code following the word is replaced by an attribute byte ending the underline field. An attribute byte is recognized and

distinguished from a displayable character by its most significant bit (D7) being equal to a logic one. Thus, the seven remaining bits can each individually define up to seven character attributes.

The hardware required to generate the relevant attributes is all built into the VDAC. However, some additional gating is needed externally. From Figure 5.2, when an attribute character is presented to the CRT 8002, blanking is forced for that character since the MSB of the video data bus, VD7, is ORed (U16D), appearing at the retrace blank (RETBL) input of the VDAC. Thus, the remaining bits, VD6 to VDØ, are latched into the VDAC as attributes. Half-intensity (bit VD3) is latched in 74LS74 (U15A) and delayed (U15B) in order to line up with the attributes in the VDAC at the proper character position. During retrace (active blank BL signal from the CRT 5037), or after a forced RAM access (BVA signal active), blanking by means of 74LS32 (U16A), signal CBLANK, assures a "neutral" attribute (normal video); CBLANK switches the 74LS157 (U28) and 74LS08 (U29) from the video data bus to a forced "normal video" constant.

5.2.8 Graphics Mode

The VDAC allows the user to enter 4 different display modes. An alphanumeric mode displays normal ASCII characters from the on-chip ROM. An external mode enables display of special characters not found in the on-chip ROM bypassing the internal character generator. The two other modes are thin graphics and wide graphics. All of the modes are defined via the MS1 and MSØ inputs on the VDAC. They are encoded as follows:

MS1	MSØ	MODE
0	/ 0	wide graphics
0	1	external mode
1	0	thin graphics,
1	1	alphanumeric

These 4 modes can be intermixed on a per character basis. Although several versions of the CRT 8002 are available, the wide and thin graphics mode format implemented in the VDAC utilized in this design (CRT 8002A-011) is shown in Figure 5.4.

The mode desired, is entered by means of an attribute character, i.e., bit 7 equal to 1. In this mode, ASCII characters are interpreted and video is generated in the VDAC in an entirely different way than in the alphanumeric mode. In the wide graphics mode, the character block is divided into 6 smaller boxes as shown in Figure 5.4. Depending on the content of each byte, during this mode of operation, the status of the six boxes may be defined ON or OFF thus allowing up to 64 (26) graphic characters to be generated. This mode is useful to generate bar charts and histograms. In the thin graphics mode of operation, bits 0, 1 and 2 are loaded into the thin graphic logic (bits 3 to 7 are don't cares) along with the row address. This logic will define the segments of a graphic entity as defined in Figure 5.4.

This design supports the alphanumeric, wide and thin graphic modes. Bits VD5 and VD6 on the video data bus control the mode of operation by accessing the MS1 and MSØ inputs on the VDAC via the 74LS157 (U28).

5.2.9 Terminal Variations

Although the terminal has been designed with an 80 x 24 character format, other configurations may be easily accomplished, such as 64×16 , by merely changing the dot rate crystal to conform to the desired format, the loading sequence of the 4-bit counter, the 74LS161 (U31) and, reprogramming the initialization of the VTAC. It is that simple.

5.3 Conclusion

This chapter has described a 32-chip video terminal design with features required by today's competitive marketplace and found in terminals containing significantly more chips. With the exception of the memory contention circuitry, the hardware design is fairly straightforward due to the large number of standard MOS/LSI chips employed (see Appendix G). The "smartness" of the terminal is primarily determined by the software design. However, many of the functions implemented are due to the 5037 CRT controller and the CRT 8002 VDAC combination. Together they provide flexibility, intelligence and minimum chip count implementation. The terminal supports rates up to 19,200 Baud.

The terminal's overall features are summarized below:

Operational Features

- ASCII Code Format: supports the full upper and lowercase alphanumeric character set with descenders.
- Character Format: high resolution 7×11^{-1} character matrix in a 9 x 12 dot character field.
- Graphic Characters: 64 available.

Display Format:

24 lines x 80 characters (requires 18.6

KHz video monitor with 60 Hz screen

frame rate).

Video Attributes:

supports character blinking, character

blanking, half-intensity, reverse video

and underline.

insert/delete:

Allows Direct Cursor, Addressing.

Editing Features:

supports character insert/delete; line

full/partial screen

erase; and tab operations.

- Keyboard Interface: Parallel ASCII encoded (negative-edge

strobe).

Video Monitor

Interface:

supports both direct drive and composite

video outputs (TTL levels).

contains on-board CRT brightness and

contrast controls.

compatible with Ball TV120 and other

similar monitors.

- Contains on-board alarm and remote data connector.

Power Requirements: +5V @ 1 Amp (max)

+12V @ 100 mA (max)

-12V @ 50 mA (max)

Communication Features

Baud Rate:

supports 8 switch selectable baud rates

from 110 to 19,200 Baud.

- Parity:

selectable odd, even or none.

- Contains complete RS-232C asynchronous main I/O port.

Supports Full' Duplex Communication with Local Echo option

(switch selectable).

Provides auxiliary RS-232C Printer output port.

- Character Transmit/Receive mode.

Page Transmit/Receive mode.

CHAPTER 6

THE TERMINAL'S SOFTWARE

Having described the terminal's hardware, the software will be briefly outlined now. Presenting it in the following way provides a better perspective in order to fully appreciate the inter-relationship between the hardware and software.

6.1 Software Considerations

The memory address space has been partitioned in such a way so as to allow for minimum chip count in the decoding circuitry. Only one chip is required for such a task, U8 in Figure 5.2. Table 6.1 shows the various address spaces and their assigned memory locations. Software for this terminal was implemented in modular format.

6.2 General Software Description

Upon power-on or manual reset, the CPU carries out system initialization. It consists of accessing the VTAC, the 8155 and the 8251A respectively, in order to configure their registers appropriately. By the same token, the CRT display is cleared and the DIP switches are read to configure the rest of the system as per their indicated set-up.

Software for the terminal centers around three interrupts; in order of priority they are:

- 1. Keyboard interrupt (RST 7.5).
- 2. Communications interrupt (RST 6.5).
- 3. Real-time clock interrupt (INT).


HEMORY ADDRESS (Hex)	MEMORY SPACE	FUNCTION
8000 - FFFF	32K	Not used.
7000 - 7FFF	4K	Not used.
6000 - 6FFF	4K	Blanking Video Access (BVA) (Video Memory 2K)
5000 - 5FFF	4K	Valid Video Access (VVA) (Video Memory 2K)
4000 - 4FFF	4K ·	VTAC Addresses (VCS)
4000 4001 4002 4003 4004 4005 4006 4008 4009 400A 400B 400C 400D 400E		Horizontal line count (register 0) Interlace bit, HSYNC front porch & width (register 1 Scans/data row, characters/data row (register 2) Skew bits, data rows/frame (register 3) Scan lines/frame (register 4) Vertical data start (register 5) Last data row displayed (register 6) Vertical cursor read Horizontal cursor read Reset command address Up scroll command address Horizontal cursor write address Vertical cursor write address Start command
3000 - 3FFF	4K	8251A USART addresses (CCS)
3000 3001		Transmit/receive registers (write/read) Control/status registers (write/read)
2000 - 2FFF		8155 RAM-I/O-Timer Addresses (KCS)
2000 - 20FF		256 bytes of general purpose RAM (10/M=0)
2000 2000 2001 2002 2003		Command register (write) (IO/M=1) Status register (read) (IO/M=1) Port A register (DIP switch S1)_(IO/M=1) Port B register (keyboard) (IO/M=1) Port C register (DIP switch S2) (IO/M=1)
1000 - 1FFF	'4K	Future program memory space - EPROM U32 - optional (PCS1)
0000 - OFFF	4K	Present program memory space - EPROM U4 (PCSO)


TABLE 6.1
Terminal's Memory Address Space

All other interrupts are not used.

The keyboard interrupt occurs when new keyboard data is strobed into the 8155 (U2). The key data is decoded in software and the appropriate action is taken (see Flowchart, Figure 6.1). The simplest routine occurs when an alphanumeric key is depressed and normal entry to ~~~~\cap{\chi} the screen is required. The keyboard interrupt routine will read the ' Then the character entry routine will take the alphanumeric character. character, after decoding "it, and write it to the cursor's present location within video RAM during the valid video access time. The YTAC has two registers that keep track of the cursor and based on the contents of these two registers the program calculates the memory location into which the ASCII data must be entered. Once character entry has occurred, the cursor's position is updated. Functional key inputs are two-key operations in which the ESC key places the terminal into an escape sequence mode (refer to Appendix B). When this mode is entered, the fo-llowing ASCII inputs will be interpreted not as displayable characters but as a control function. In this way an ESC E depression can be distinguished from a normal letter E depression. The flexibility of the software is illustrated here since one can decode and initiate appropriate routines based on the type of key input sequence defined. Control codes play a similar role, however, only one-key operations are necessary. In either case, the escape or control command, if it must operate on the video memory, will wait until a valid video access takes place.

The communications interrupt allows reception and transmission of characters. If a character is received, it must be decoded, as in the





. Figure 6.1 Terminal's System Software

case of a keyboard entry, in order for the software to determine whether it is an alphanumeric character, a control character or an escape sequence and then take appropriate action. Entire messages can also be received since every reception will raise the communications interrupt line forcing the CPU to decode the character and enter it within the video RAM. The 8251A USART serves as the communications handler over the RS232C asynchronous I/O port. Note that if the terminal is in the local echo mode (switch S1-5 open), all characters transmitted are also sent to the display.

As well, the software supports word processing features such as line insert/delete, character insert/delete and partial line/page erase. An auxiliary RS232C printer output port is also available (Appendix C - Connector J6), allowing the display's data to be routed to a printer. Appendix B describes all the control codes and escape sequences supported by the terminal via relevant software routines.

6.3 <u>Detailed Software Description</u>

6.3.1 Keyboard Service Routine:

The keyboard interrupt (RST 7.5) holds the highest priority among the interrupts used in this terminal's implementation. The reason for assigning the keyboard such a priority being, that the major interaction with the terminal will take place via the operator entering the radio system's parameters.

Figure 6.2 shows the keyboard's interrupt service routine. Every time the operator depresses a key, an interrupt is generated, forcing the




Figure 6.2

Keyboard Interrupt
Service Routine Flowchart

CPU to vector to address QQ3CH upon completion of the instruction presently taking place and after having saved the program counter. This service routine begins by saving the present state of the flags (the Program Status Word (PSW)) and the other CPU resiters in pairs. Since the keyboard data is in ASCII format, bit 7 of the incoming byte is set to $oldsymbol{\mathfrak{g}}$ and the keyboard's input character is checked for the presence of a "keyboard lock" code. On the occurrence of such a code, the CPU takes no However, if such is not the case, the CPU sends the relevant character to the RS232C port via the 8251A USART by calling upon the The CPU then proceeds to check if bit 3 of TRANSMIT subroutine. switchbank no. 1, port A, is set. If such is the case the character entered by the operator is displayed on the screen. Otherwise, the character will not be echoed on the display. Since the hardware implementation supports an interface to a buzzer, the CPU's next step isto check whether the "key click" option, switchbank no. 2, port C, bit 3 has been enabled. If true, the buzzer is turned ON to provide an audible key depression. The CPU then proceeds to reset the RST 7.5 flip flop by means of a SIM instruction, to recover the registers and the flags stacked, and to enable the interrupts before returning from this interrupt Page 4 of the terminal's Assembly Language Driver service routine. Program Listing (Appendix G) describes this routine.

6.3.2 Receive and Transmit Service Routines

Serial Communications, either on a data link or with a peripheral, occurs in one of two basic formats; asynchronous or synchronous. These

formats are similar in that they both require framing information to be added to the data to enable proper detection of the character at the receiving end. The major difference is that the asynchronous format requires framing information to be added to each character, while the synchronous format adds framing information to blocks of data, or messages. Since the synchronous format is more efficient than the asynchronous format but requires more complex decoding, it is typically found on high-speed data links, while the asynchronous format is used on lower speed lines.


This terminal supports the **asynchronous** format since its maximum data rate is only 19200 baud. The communications handler is the 8251A USART (U3). It appends START, STOP and PARITY bits to the ASCII data sent over the RS232C link. By the same token, it extracts such bits when receiving a character, in order to place the raw ASCII data on the bus when the CPU demands it. The rate of transmission is set by the CPU upon power ON or reset by reading the baud rate setup on 3 swtiches of bank swithc no. 1 and the internal timer on the 8155 (U2). The terminal, via the 8251A flag bits, has the capability of checking for frame, overrun and parity errors taking place on the information received. The 8251A USART allows transmission to take place in either half or full duplex mode and is double-buffered, i.e., the software has a complete character time to respond to a service request.

Before reception of a character can take place, the receiver must be enabled by the RxE (Receiver enable) bit (D2) of the command.

instructions. If this bit is not set, the receiver will not assert the RxRDY (Receiver Ready) bit. Upon reception of a character, the RxRDY signal is asserted (active high) to indicate that a character is available. The hardware is configured such that when either the RxRDY or the TxRDY (Transmitter Ready) signal goes high it generates an RST 6.5 interrupt via the U17D OR gate (see Figure 5.2). The CPU services such an interrupt by vectoring to address \$9934H.

In order to receive a character, the CPU must first enable the transmitter by setting the TxEN (Transmitter Enable) bit in the command instruction register high and the CTS input must be low. Note that the CTS input on the USART is hardwired to ground in Figure 5.2. Whenever the USART is ready to accept a character, the TxRDY output signal goes high. However, such a course of action on the part of the USART takes place only if transmit Data buffer is empty and the USART has been enabled to transmit.

Since both RxRDY and TxRDY generate an interrupt, how does the CPU know which of the two, the transmitter or the Reciever, has generated the interrupt? It does so by polling. When the interrupt is recognized, the CPU chekes the condition of the RxRDY and TxRDY flags in the USART's status register by means of a read operation. Depending upon which of the two ready flags is active, the program branches accordingly to service the flag that has taken place, Figure 6.3.



In the case of a received character, the program checks the 8251A status register flags for any presence of either frame, overrun or parity errors. If such is the case, it displays on the CRT a DELETE character in the place of the erroneous character in order to indicate to the operator the error. If no errors are present, the character is decoded. Depending upon the character, one of three things can take place:

- if alphanumeric the character is displayed right away;
- 2. if a control character the control command is identified and the relevant action is carried out;
- 3. if an escape sequence the CPU waits to identify the next character(s) to fully identify the escape sequence and executes the pertinent function associated with it.

If a character is to be transmitted, the CPU transfers the character to the USART via the data bus and the USART takes care of appending the START, PARITY and necessary STOP bits.

Note that upon entering the communications interrupt routine the CPU saves the state of the system; by the same token, before exiting the routine the status of the running program is restored, the interrupts are enabled, followed by a return.

Figures 6.4 and 6.5 show the different decoding functions taking place at a deeper programming level when either control characters or escape sequences are recognized.




FIGURE 6.4

Control Character Decoding Chart




FIGURE 6.5
Escape Sequence Decoding Chart

6.3.3 Video Access and Interrupt Handling

Since the VTAC is given priority to access the video memory and the CPU can only do so during the horizontal retracing, for every scan line (total duration of 54 usecs), 42 usecs are allocated to the VTAC and 12 usecs to the CPU. Considering that the terminal has been set up to run at 19200 baud maximum, and that each character is made up of 10 bits, 1 START bit, 7 DATA bits, plus 1 PARITY bit and 1 STOP bit, then a character will be received every 521 usecs $[(19200)^{-1} \times 10]$. If the CPU tries to access the video memory during the 42 usecs allocated to the VTAC, flip flop U13B will bring the CPU's READY line low, forcing the CPU to enter a wait state, until a horizontal sync takes place. Thus, if an interrupt takes place while the READY line is low, it will not be serviced until the READY input returns to a high, but only once the CPU has finished the instruction that was presently taking place. Considering that the CPU clock has a period of 0.325 usec, that the longest 8085A instruction is 18 T-states (i.e., 5.85 usecs) and the interrupt took place just at the beginning of the display enable area, then in order to service the interrupt, the CPU must wait:

42 usecs + 5.85 usecs = 47.85 usecs

Since a character is being received every 512 usecs, this leaves the CPU with 464.75 usecs to get the received character and process it. This is enough time considering the CPU's clock rate. To further prove the point, at such a clock rate and considering an average instruction takes 9 T-states, then within 464.75 usecs the CPU will have enough time to carry out 159 instructions. Sufficient processing to get the character and display it, or decode it and carry out the pertinent function associated

with it. However, since the longest software routine is made up of 94 instructions, and considering an average of 9 T-states per instruction, this loop will take a maximum of 274.95 usecs. This is well within the 464.75 usecs available to the CPU to decode and process the incoming character. Thus, operation of the terminal at 19200 baud is guaranteed.

6.4 Conclusion

The terminal herein described provides a level of intelligence to classify it under the "smart" category. It was implemented by optimizing the hardware requirements to a minimum of only 32 chips, thus requiring low power, and providing greater reliability - all at a low cost! Centered around an 8-bit uP, the 8085, and several VLSI peripheral chips, along with an LSI CRT controller and a companion attribute controller, the only other system requirements are a keyboard and a CRT. The compactness as well as the speed and the intelligence were obtained by blending chip functionality in order to achieve the best performance out of every device. The "smartness" of the terminal was primarily determined by the software design. It provides the operator with sufficient flexibility to edit, print, transmit and receive information, among other functions, and yet incorporates sufficient intelligence to ease the task.

In closing, the hardware design (Figure 5.2), the software listing (Appendix G), and all the information provided herein should compliment the final product; my personal 32-chip "smart terminal" - as opposed to a bulky and costly off-the-shelf CRT terminal.

APPENDICES

£ -

ASCII CODE CHART

b6 —						0	0	0	0	1	1	1.	1
\ b:	5 –					0	0	1	1	0	Ō	1	1
B		b4				0	1	0	, 1	0	1	0	1
١	b 3	b 2	b 1	Ьòq	Column Row 🗲	0	1	2	3	.4	5	6	· _8
	0	0	0	0	. 0	NUL	DLE	SP	0	ê	Р	`	p ·
	0	0	0	1	1	soн	DC1	į	1	A	Q	а	q
	ک ہ	0	1	0	. 2	STX	DC2	79	2	В	R	b	r
	0	0	1	1	. 3	ETX	DC3	H	3	C.	·S	С	s
	0	1	0	0	4	EOT	DC4	\$	4	D	Τ.	d	t
	0	1	0	,1	5	ENQ	NAK	%	5	E	, U	e	u
	C	1	1	0	6	ACK	SYN	&	. 6	F	V	f	٧
	0	1	1	1	7	BEL	ETB	,	7	G	w	g	ŵ
	1	01	0	O	8	BS	CAN	(. 8	Н	Х	h	χ .
Ī	1	0	0	1	9	нт	EM)	9	, 1	Y	ì	У
	_	0	1	Ò	10(A)	LF	SUB	*	:	Ĺ	Z	j	2
[1	0	1	1	11(B)	VT	ESC	· +	;	к	[k	{ ~
	1	۰1	0	0	12(C)	FF	FS	,	<	Ĺ	١	. 1	1 .
	1	1	0	1	13(D)	CR	GS	_	=	M]	m ·	.}
	1	1	1	0	14(E)	SO	RS	•	>	N	, Λ	n	~
	.	1	1	1	15(F)	SI	US	1	?	0 -	-	0	DEL

NUL	Nul:
HO3	Start of Heading ,
STX	Start of Text
ETX	End of Text
EOT	End of Transmission
ENQ	Enquiry -
ACK	Acknowledge
BEL	Bell (audible or
	attention signal)
6 S	Backspace
HT	Horizontal Tabulation
	[punched card skip]

LF	Line Feed
VT	Vertical Tabulation
FF	Form Feed
CR	Carriage Return
SO	Shift Out
SI	Shift In
DLE	Data Link Escape
DC1	Device Control 1
DC2	Device Control 2
DC3	Device Control 3
DC4	Device Control 4 (Stop
NAK	Negative Acknowledg

SYN ETB	Synchronous Idie End of Transmission
	Block
CAN	Cancel
ĘM	End of Medium
SUB	Eubstitute
ESC	Escape
FS	File Separator
·GS	Group Separator
RS.	Record Separator
US	Unit Separator

APPENDIX B

CONTROL CODES, ESCAPE SEQUENCES AND DISPLAY OPERATION

NOTE: Blank code is b; zero is Ø. Control code or special character is indicated by <> brackets.

CURSOR POSITIONING

1001110111110	
CODE	<u>FUNCTION</u>
<b\$> .</b\$>	Move cursor LEFT one space; if currently at Left margin, position to Right Margin, Previous Line; if at Top of Screen, position to Right Margin, last row. (Top of screen is first row, left Margin). (backspace)
⟨FF⟩	Move cursor RIGHT one space; if currently at Right margin perform $\langle CR \rangle$. (forespace)
	Move cursor UP 1 row; if currently in first row, move to last row. (up line)
⟨. F⟩	Move cursor DOWN one row; if currently in last row and Auto Scroll enabled, scroll; if Auto Scroll disabled, move to first row. (linefeed)
⟨CR ⟩	Move cursor to Right margin; if Auto LF enabled, perform (LF). (carriage return)
; = <row><60]</row>	Position cursor to row, column as specified by characters <re> characters <re> col Position chart, Appendix F".) If a value is out-of-range; it is limited to its maximum value.</re></re>
1 <r\$> / 1 </r\$>	Position cursor to Top of Screen. (cursor HOME) 👳
<u\$> (</u\$>	Perform $\langle R \rangle \langle F \rangle^{\prime}$. (Ignore Auto LF for $\langle R \rangle$). (new line)
IT' <u>> or</u> <€S¢> 1	Advance cursor to next tab stop on row; if no more, perform <us> and advance to first tab stop on next row; if no tabs set, perform <ff>. (horizontal tab)</ff></us>

CURSOR POSITIONING (co	ont'd)	
CODE	FUNCTION	,
₹SC> I	Move cursor backwards to previous line; if none, go to previous row, and move backwards to last stop on roset, perform BS . (backtab)	r/ight margin
<esc> Ø</esc>	Clear all tab stops (power-up sets cols. 8, 16, 24,).	tab stops at
<esc>1</esc>	Set tab stop at current cursor column.	•
<esc>2</esc>	Clear tab stop at current cursor column	n.
Erases	t	,
<pre>_{or <esc> * or <esc> +</esc></esc>}</pre>	Clear screen, position cursor to top o (clear all to null)	f screen.
<esc> ↑ or <esc> t</esc></esc>	Erase from Eursor (inclusive) to e line. (line erase null)	nd of current
<esc> Y <u>or</u> ⟨ESC⟩ y</esc>	Erase from cursor to end of page.	(erase page to
Editing Functions		
. ⟨ESC⟩ E	Insert Line: move cursor to left (current row) to (last row-1); D deleting last row; erase current row.	margin, move OWN one row,
∠ESC> R	Delete Line: Move cursor to left (current row +1) to (last row); Up of last row.	
⟨ESC⟩ 0	Insert character; move (current (last character-1) on current row column, deleting last character; character.	: RIGHT one
∢ESC> W	Delete character: move (current cha (last character) on current row; LEF deleting current character; blank last	T ổne column,
. ÆSC> d	Character Insert Mode ON. (set Insert	Mode)

CURSOR POSITIONING (cont'd)

CODE

FUNCTION

<ESC> r

Character Insert Mode OFF (power-up default). If this mode is ON, an (<ESC Q) is performed before ANY character is stored in the screen. (clear Insert Mode)

<ES> 2 ⟨char⟩

Store char in screen regardless of value. For storing control characters and DEL in screen.

<ESC> G ⟨char⟩

Store Attribute character in screen. <char> is
bit-encoded.

Other Functions

⟨ESC⟩ 4 Transmit from start of current row to cursor
(inclusive), normal. (send line)

Transmit from start of page to cursor (inclusive),
normal. (send page)

(ESC) 7 Transmit from start of page to cursor (inclusive), literal. (send page all)

ESC P Print from cursor (inclusive) to end of page, literal. (print page all)

ESC p Print from cursor (inclusive) to end of page, normal.

Transmit will send out via main communications port; Print will send out via Printer Port. "Literal" translates attribute characters to blanks; "Normal" translates attribute characters to <ESC> G <attr> sequences. In all cases, end-of-line is indicated by <CR> code if Auto LF enabled, <CR> <LF> codes if Auto LF disabled.

ESC>? Read Cursor Position: terminal will reply over communications port with sequence <ESC> Y <row> <col> , where row col as specified in Absolute Cursor addressing.

 $\langle SO \rangle$ or $\langle ESC \rangle$ " Unlock keyboard. Re-enables key strobes. (shift out)

5

CURSOR POSITIONING (cont'd)

CODE

FUNCTION

 $\langle SI \rangle_{\underline{or}} \langle ESC \rangle \#$ Lock keyboard. Prevents key strobes from entering data. (shift in)

Sound, alarm for 0.5 seconds.

NOTE: The control codes and escape sequences described above are compatible with Lear Siegler's ADM-42 and ADM-3A terminals.[48,49]

APPENDIX C

CONNECTOR (INTERFACE) CONFIGURATIONS

Communications Port Interface (J1)


Connector J1 is provided for a communications interface. This interface conforms to EIA standard RS232C/CCITT standard V.24 and appears as DTE (Data Terminal Equipment).

Connector J1 pin	Signal RS232C*	Name V.24*	Terminal Source
1	AA	1 01	Frame Ground 1/(opt) Terminal
2 3	BA BB	103 104	Transmitted data (TxD) Terminal Received data (RxD) - Comm. Lin
4 .	CA	105	Request to Send (RTS) Terminal
5 .	CB	106	Clear to Send (GTS) / Comm. Lin
. 6	CC ,	107	Data Set Ready (DSR) Comm. Line
7	AB	102	Signal Ground Comm. Lin
. 13	SCB	121	Printer Ready / Printer
14	SBA	118	Printer Data Terminal
A 20 '	CD	108.2	Data Terminal Ready (DTR) Terminal

^{*}Reference [47]

NOTE: Printer port connections also appear on J1; these occur in positions reserved for reverse channel operation, and conform (per voltages and source) to the standards, but are not for use with a half duplex modem!

J1 mates with Cinch DB25S connector or equivalent.



J1 (face edge view)

Voltage Levels:

Inputs: "ON", "SPACE": $3V \le Vin \le 15V$ "OFF", "MARK": $-15V \le Vin \le -3V$

NOTE: If not connected, the following inputs appear "ON" or

"SPACE":

Clear to Send (CTS), Printer Ready

If not connected, the following inputs appear "OFF" or "MARK":

Received Data (RxD), Data Set Ready (DSR)

Outputs: "ON", "SPACE": Vo = 12V ± 4V "OFF", "MARK": Vo = -12V ± 4V

Descriptions:

- Frame Ground 1 connects to signal ground via jumper JP1 (normally connected).
- . Signal Ground common reference for all other signals
- Transmitted Data (TxD) serial data from terminal to communications line.
- Received Data (RxD) serial data to terminal from communications line.
- Request to Send (RTS) ON means terminal may transmit to communications line at any time. This signal goes on after terminal's power-on, and only goes OFF while performing a local print function.
- Clear to Send (CTS) ON permits transmission via Transmitted Data, OFF holds off transmission. This is sampled when terminal has to send a character, and does not have be synchronized to character boundaries.
- . Data Set Ready (DSR) ignored by terminal.
- Data Terminal Ready (DTR) goes ON after terminal's power-on and stays ON.

Keyboard Interface (J2) - See Appendix D.

Monitor Interface (J3)


Connector J3; is meant for monitors requiring separate video signals. It is a 10-pin (0.156") connector header which mates with Molex 09-07-5105 or equivalent.

Signal Name
Ground CW CCW Brightness Control Wiper Horizontal Sync +12V supply Video Vertical Sync
10

J3 (top view)

Signal Description:

- . Ground Signal common.
- +12V Supply for monitor via jumper JP4.
- Brightness control 100K
 __ potentiometer on terminal for monitors with remote brightness control option.
- Horizontal Sync positive logic pulse (see chart and timing diagram), TTL signal.
- Vertical Sync pulse (see chart and timing diagram), TTL signal, polarity selected by switch S2-7 (refer to Appendix E).
- . Video video analog signal (see timing diagram).



Horizontal Parameter*	24 x80 Screen Format
Α	53.76uS
В	42.16uS
• C	2.10uS
D	4.74 u S
E .	4.7 4 u S
Horizontal Frequency	18.6KHz
Vertical Parameter*	24 x80 Screen Format
a	16.67mS
b	15.49mS
c	0
d ,	161.28uS
e	1.021 mS
Vertical Frequency	60Hz


^{*}Refer to Table 5.1 and Section 5.2 for parameter description and calculations.

Composite Video Interface (J4)

Connector J4 provides a composite video output for either a 75 cable drive or an external RF modulator (if a 64 x 16 screen format is implemented).

Signal
Ground
Composite video, unterminated
75_∧_terminated to ground
+5V

J4 is a 4 pin (0.100") connector capable of mating with a Panduit CE100F 26-4 or equivalent.



Connection for 75 \(\text{cable}: \)

(short run, unterminated monitor)

Connection for 75 \(\text{cable}: \)

(to terminated monitor)

Connection for 75 \(\text{cable}: \)

(to terminated monitor)

Power Supply Connector (J5)

では、100mmの

Connector J5 provides power to the terminal. It is a 5-pin (0.156 ") header which mates with Molex O9-07-5055 or equivalent.

Connector J5 pin	Signal Name	Current (max)
1	-12V ± 10%	50 mA
. 2	Ground `	
3	+5 V ± 5%	d Amp*
4 .	+12V ± 10%	.1 Am p* 100 mA

^{*}Assuming the video monitor is not driven from this supply and the keyboard requirements are 250 mA maximum.

Typical and maximum terminal current consumption (excluding keyboard and monitor) is 500 mA and 750 mA respectively.


Printer Port Interface (J6)

Connector J6 is provided for a local printer. This interface conforms to EIA standard RS232C/CCITT standard V.24 and appears as DCE (Data Communications Equipment).

	·			- Commonwall
Connector J6 pin	Signal R\$232C*	Name V.24 *	Terminal	Source
1	AA	101	Frame Ground 2	Terminal
3	BB	104	Printer Data	Terminal
4	CA	105	Request to Send 7	•
•	•		(RTS)	Internally
5·	СВ	106	Clear to Send \((CTS)	Coupl ed
6	. cc	107	Data Set Ready (DSR)	Terminal
7 \	.AB	1 02	Signal Ground	Terminal
8 `	CF	109	Carrier Detect	Terminal
20	CD	1 08.2	Printer Ready	Printer

^{*}Reference [47]

J6 mates with a Cinch DB25P or equivalent.



J6 (edge face view)

Descriptions:

- Frame Ground 2 connects to signal, ground via jumper JP2 (normally connected).
- Signal Ground common signal reference.
- Printer Data serial data to printer from terminal.
- . Data Set Ready (DSR), Carrier Detect always ON.
- Printer Ready used to hold off transmission of data to printer if printer is not available. Polarity selected by Switch S2-6 (refer to Appendix E).

Multiple Interface Connector (MIC) (J7)

Connector J7, a 12-pin (0.100") header is provided for installations where a remote-connect harness is needed in place of the normal communications connections J1 and J6; it mates with a Panduit CE100F26-12 or equivalent.

Connector J7 pin	Signal Name	Reference Connection
1	Alarm	J2-12
2 -	Ground , J	J1-7
3	+57	J2-11
4	On line	J2-8
5	Printer Data	J6-3
° 6. 7.	Data Terminal Ready (DTR) Printer Ready	J1-20 J6-20
8	Data Set Ready (DSR)	J1-6
. 9 ,	Clear to Send (CTS)	J1-5
10	Request to Send (RTS)	J1-4
11	Received Data (RxD)	J1-3
12.	Transmitted Data (TxD)	J1 -2

1 ,12

J7 (top view)

APPENDIX D

Keyboard Interface (J2)

Connector 32 is provided to interface directly with a parallel keyboard supplying seven (7) bits of ASCII encoded data and a negative-logic strobe at TTL levels. The connector's signal breakdown is as follows:

Conn	nector J2 pin	Signal	,`	Source
<u></u>	1	Key data Ø		Keyboard
	<u>3</u>	Key data 1		Keyboard
	5	Key data 2	•	Keyboard
	7	Key data 3.		Keyboard
	8	On line ~		Keyboard
	9	Signal Ground		Keyboard
	10 ' ·	· -12V		Terminal
	11	·+5V		Terminal
	12	· Alarm	٧.	Terminal
	13 ,	Keydata 4	`	Keyboard
	15	Keydata 5		Keyboard
	1 7	Keydata 6		Keyboard
	18	Key strobe		Keyboard
	· 19 ·	Key data 7	•	Keyboard

Unlisted pins are not used.

J2 is a 2 \times 10 pin, 0.100" header; mating connector is 3M 3421-5000, Molex A-4700-20A551 or equivalent.

2 4 6 8 10 12 14 16 18 20

1 3 5 7 9 11 13 15 17 19


J2 (top view)

Signal Description:

- . Key data 7 not used.
- Key data 0-6 ASCII code of struck key true logic.
- . Key strobe negative strobe for every key struck.
- On-line HIGH or not connected means terminal is ON-LINE;
 LOW means terminal is OFF-LINE.
- Alarm High means alarm OFF,
 Low means alarm ON.
 (For optional keyboard-mounted alarm).
- . +5, -12V, signal ground supply and common connections.

Voltage Levels:

Inputs: Vil \leq 0.8V @ -400uA Vih \geq 2.0V @ 100uA



Keyboard Signals

APPENDIX E

DIP Switches Control Functions

Certain operating features of the display terminal are controlled by the banks of switches S1 and S2 (see "circuit diagram", Figure 5.2). Each bank has eight (8) switches labelled 1 to 8; in the following discussion, ON, OFF, OPEN and CLOSED refer to the switch positions as denoted on the switch bank, and

"ON" = "CLOSED" = "0" or low

"OFF" = "OPEN" = "1" or high

DIP SWITCH S1.

Auto Scroll:

S1-1 OPEN

means that an attempt to advance the cursor DOWN past the last displayed line will call the entire display up 1 line, deleting the first displayed line and bringing a blank line into the last displayed line. Note that only incremental cursor positioning will trigger this; absolute positioning will block any effort to go beyond the last line.

S1-1 CLOSED

means that any attempt to advance the cursor DOWN past the last line will put the cursor into the first line.

Auto Linefeed:

S1-2 OPEN

means that:

- 1. the display will interpret $\langle CR \rangle$ as $\langle CR \rangle \langle LF \rangle$; and
- 2. print screen and transmit functions will terminate lines with $\langle CR \rangle$.

S1-2 CLOSED

means that:

- 1. the display will interpret $\langle CR \rangle$ normally; and
- 2. print, screen and transmit functions will terminate lines with $\langle CR \rangle \langle LF \rangle$.

Pantry:

S1-3,4

PARITY		\$1-3.	 · S1-4
ODD	.>	CLOSED	OPEN
EVÉŅ		OPEN~	OPEN
MARKING		OPEN	CLOSED
SPACING		CLOSED	CLOSED

Local Echo:

S1-5 OPEN

means that the terminal will cause all keyed characters to also go to the display. Note that these characters will be <u>interleaved</u> with any communications characters arriving simultaneously, e.g.,

COMMUNICATIONS: H O ER .

KEYBOARD:

ELL TH E

DISPLAY RESULT: HELLO THERE.

S1-5 CLOSED

means that all keyed characters will be transmitted over the communications line and will not be echoed to the display.

Baud Rate:

\$1-6,7,8

RATE	S1-6	S1-7	S1 -8
110.	CLOSED	CLOSED	CLOSED
150	CLOSED	CLOSED	" OPEN
300	CLOSED	OPEN	CLOSED
1200	CLOSED	OPEN	OPEN
2400	OPEN	CLOSED	CLOSED.
4800	OPEN	CLOSED	OPEN
9600	OPEN	- OPEN	CLOSED
19200	OPEN	OPEN	OPEN

NOTE: 110 Baud has 2 stop bits, all others have 1 stop bit.

DIP SWITCH S2

Key Click:

S2-1 OPEN - means that all key strokes will produce a short tone burst (ALARM signal).

S2-1 CLOSED - means that no such burst will occur.

Parity Error Indicate:

S2-2 OPEN - means that a parity error on received data that will cause the display of a OEL () character in place of the erroneous character.

S2-2 CLOSED - means that the character itself is displayed regardless of error.

Screen Refresh Rate:

S2-3 OPEN -: 50 Hz operation.

S2-3 CLOSED - 60 Hz operation.

This switch is only checked on power-up.

Screen Format:

S2-4 OPEN - means 16 lines of 64 characters.

S2-4 CLOSED - means 24 lines of 80 characters.

This switch is only checked at power-up in order to initialize the CRT 5037 VTAC accordingly. This option was implemented to allow terminal flexibility at a future date. However, note that each format requires a different crystal to generate the corresponding video dot clock.

On-Line:

S2-5 OPEN - means that the terminal is ON-LINE.

\$2-5 CLOSED - means that the terminal is OFF-LINE.

This switch is wired in parallel to the ON-LINE signal from the keyboard and is ordinarily left open to allow the keyboard to dictate ON-or OFF-LINE status.

Printer Ready Polarity:

S2-6 OPEN - means that Printer Ready (36-20 or J1-13) must be MARKING (-) to allow data to go to the printer.

S2-6 CLOSED - means that it must be SPACING (+) to allow data to go to the printer.

This switch is set to conform to printer requirements.

Vertical Sync Polarity:

S2-7 OPEN - means that the VSYNC signal to the video is a negative-going pulse.

S2-7 CLOSED - gives a positive-going pulse.

S2-8 - this switch is not used.

APPENDIX F

REFERENCE TABLE TO
ABSOLUTE CURSOR POSITIONING SEQUENCE

					,t ^f		
X or Y OSITION	MODULO Number	ASCII CODE	CODE	X or Y POSITION	MODULO Number	ASCII CODE	HEX CODE
ĺ	. 0	SPACE	20	41	40	Н	48
. 2	. 1	1	21	42	41	I	49
-3	2		22	43	42	J	4A.
1 2 3 4 5 6 7 8 .9	1 2 3 4	#	23 24	44 <i></i> 45	4 3 4 4	K L	4B 4C
5 . 6	4 5	\$ % \$ &	25	46	45	M	4D
7	5 6 7	∳ ⁸	26	47	46	N	4E
8	ž	7	27	48	47	Ö	4F
.9	. 8 . 9 10	. (28	49	48 .	P	50
10	. 9)	29	50	49	Q	51
11	10	*,	2A	51	50	R	52
12 13	11 12	+1	2B 2C	52 53	51 52	. S . T	53 54
13	13		2D	. 54	52 53	ับ	55
15	14	•	ŽE	55	. 54	Ÿ	56
16	15	j	2F	56	55	Ŵ.	57
16 17	15 16	Ò	.30	57	56 °	Χ.	58
. 18	17	1	31	58	57	Y	59
19 20	18	2 3 4	· 32	59	58	Z [5A
.20	19	. 3	33	60	59	Ĺ	5B
21 2 2	20 · 21	5	34 35	61 62	60	1	5C 5D
23	22	6	36	63	61 62) j	5E
24	23	^ 7	37	64	63		5F
25	- 24	8	38	64 65	64	, , ,	60
26	25	9	39 ₄	66 67	65	a	_. 61
27	- 26	:	3A -	67	. 66	Ь	62
28	272.	<u>,</u>	3B -	68	67	Ç	63
29	28	<u> </u>	3C	69	68 -	d	64 65
30	29 30		3D 3E	70 71	· .69 70	e f	· 66
31 [*] 32	31	, , , , , , , , , , , , , , , , , , ,	3F	72	71		67
33	32	. 6	40	71 · 72 · 73	72 · .	g h	68
34	33	À	41	74	· 73 "	i	69
35	34	В	42	75	74 75	j k	6A
36	35	C	43	76	75		6B
37	36	D	44	77.	76	1	60
38	37 39	E	45 46	74 75 76 77 78 79	77 78 \	m	6D 6E
.39 40	38 39	F G	46 47	80	76 \ 79	n o	6F

1 p 3 4 5 6 7 8 9 0 1 1 2 3 4 5 6 7 8 9 0 1 1 2 3 4 5 6 7 8 9 9 0 1 1 2 3 4 5 6 7 8 9 9 0 1 1 2 3 4 5 6 7 8 9 0 3 1 1 2 3 4 5 6 7 8 9 0 3 1 1 2 3 4 5 6 7 8 9 0 3 1 1 2 3 4 5 6 7 8 9 0 3 1 1 2 3 4 5 6 7 8 9 0 3 1 1 2 3 4 5 6 7 8 9 0 3 1 1 2 3 4 5 6 7 8 9 0 3 1 1 2 3 4 5 6 7 8 9 0 3 1 1 2 3 4 5 6 7 8 9 0 3 1 1 2 3 3 4 5	,		./.	,			•
1 SP : "	1 12 13 14	15 6 7 8 9 0 1	1 2 3 4 5 6 7	2 8 9 0 1 2 3 4		314 1516 1718 1910 1	ا 2 4 5 6 7 8
provides a simple method of addressing specific screen positions.	. 1		*+,/0				IJKLMNO
3 positions. 4 4 The SS = Too Command must be use to position the cursor at the desired row (r = 1-24) and column (c = 1-80) 6 X Row Column Command 8 2 5 ESC = 15 9 C 10 J 11 4 12 + 13	2 !	This Screen	n Layout of th	e display area	of the terminal	* v	
The (S) = (o) (c1 command must be use to position the cursor at the desired row (r = 1-24) and column (c = 1-80) Row Column Command	3 "	provides a positions.	simple method	of addressing	specific screen	r	
the cursor at the desired row (r = 1-24) and column (c = 1-80) Row Column Command	4 #				•	•	•
Row Column Command	5 <u>\$</u> ,	The ŒSO the cursor	= \row \col \ at the desire	command must d row $(r = 1-24)$	be use to position) and column (c =	on = 1-80)	ь
1 (Home) 1 (ESC) = bb (ESC) = 15 (ESC) = 30 (Home) 1 (Home) 1 (Home) 1 (ESC) = 15 (ESC) = 30 (Home) 1	6 7			·		• , •	•
8 2 5 5	7 &	•	Row	Column	Command		
9 (8			1 5			•
11 * 12 + 13 , 14 - 15 . 16 / 17 0 18 1 19 2 20 3 21 4 22 5 23 6 24 7	9 (•	20`	50 .			
12 + 13 , 14 - 15 . 16 / 16 / 19 2 20 3 21 4 22 5 23 6 24 7	10)					,	
13 , 14 - 15 . 16 / 17 0 18 1 19 2 20 3 21 4 22 5 23 6 24 7	11 *					•	
14 - 15 . 16 /	12 +		•		•		
15 16 / 16×64 SCREEN BOUNDARIES 17 0 18 1 19 2 20 3 21 4 22 5 23 6	13 _,		•	•			3
16 / 16x64 SCREEN BOUNDARIES 17 0 18 1 19 2 20 3 21 4 22 5 23 6	14	•		. '	,	•	
17 <u>0</u> 18 <u>1</u> 19 <u>2</u> 20 <u>3</u> 21 <u>4</u> 22 <u>5</u> 23 <u>6</u>	15		•				-
18 1 19 2 20 3 21 4 22 5 23 6 24 7	16 /	· · · · · · · · · · · · · · · · · · ·				16×64 SCREEN	BOUNDARIES
19 <u>2</u> 20 <u>3</u> 21 <u>4</u> 22 <u>5</u> 23 <u>6</u> 24 <u>7</u>	17 0	•		•			٠
20 <u>3</u> 21 <u>4</u> 22 <u>5</u> 23 <u>6</u> 24 <u>7</u>	ī8 <u>1</u>			,	•		
21 <u>4</u> 22 <u>5</u> 23 <u>6</u> 24 <u>7</u>	19 2		•	,	*	•	4
22 <u>5</u> 23 <u>6</u> 24 <u>7</u>	20 3	c ~ ~~*		,			
23 <u>6</u> 24 <u>7</u>	21 4	· , , , , , , , , , , , , , , , , , , ,		,			••
24 7	.22 _5	,		* •	,		. 4
	23 6		,		,		
1 2 3 4 5 6 7 8 9 1 1 2 3 4 5 6 7 8 9 2 1 2 3 4 5 6 7 8 9 3 1 2 3 4 5 6 7 8 9 4 1 2 3 4 5 6 7 8	24 7						
	1 2 3	4 5 6 7 8 9	1 1 2 3 4 5 6 0	7 8 9 2 1 2 3	4 5 6 7 8 9 3 1 3	2 3 4 5 6 7 8 9 4	1 2 3 4 5 6 7 8

Figure F.1 ABSOLUTE CURSOR ADDRESSING CHART

17181910 1 273 4 5 6 7 8 9 0 1 2 3 4 5 6 7 8 9 0 1 2 3 4	7 4 5 6 7 8 9 0 1 2 3 4 5 6 7 8 9 0
DEFG HIJKLMNOPQKSTUVWXYZ[\]A-	abcdefghijklmno l
	. 2
	3
	5
k	
	7
•	
	10
	11
	12
	13
	15
:64 SCREEN BOUNDARIES	16
•	17
	19
/	20
	21
	22 23
	24
6789412345678951234567896123	4 > 0 7 8 9 7 1 2 3 4 5 0 7 8 9 8

242

APPENDIX G

Terminal's Assembly Language Driver Program

```
LOCATION OBJECT CODE LINE SOURCE LINE
```

```
1 "8185"
            2
            3 *
                               CONTROL PROGRAM FOR THE "SAVE" - SINGLE BOARD - TERMINAL *
                                       written by: JUAN SALAS
                                           date:
                                                   15 October, 1983 (latest revision)
                                        revision: 4
           11
           12
           13 *
                                                    -LIST OF EQUATES -
           14
           15
                             8155 - RAH/ID/TIMER
           16 *
                             *************
           17 *
           18
(0120)
           19 IOCS8155
                             EQU
                                                           :8155 command/status
 (88C0)
           20 IDCSINIT
                             EQU
                                       OCOH
                                                           ";initialize to all inputs, start TIMER
           21
           22 *
                             SWITCH BANK CONTROL PORT (input)
           23 ×
           24
(0021)
           25 SWITCH1
                             EQU
                                       21H
                                                           ;PORT A, switch bank S1
 (8888)
           26 SWIBASER
                             EQU
                                       BOH
                                                           ;AUTO SCROLL
           27 SHIBALF
(8848)
                             EQU
                                       40H
                                                           JAUTO LINE FEED
                                                           ;PARITY (0-space, 1-edd, 2-mark, 3-even)
 (0830)
           28 SWIBPAR
                             EQU
                                       30H
(040B)
           29 SWIBECHO
                             EOU
                                       BBH
                                                           ;ECHOPLEX made
 (8007)
           36 SW1BBDR
                             EQU
                                       67H
                                                           BAUD RATE
           31
           32 *
                             KEYBOARD PORT (input)
           33 *
           34
(0122)
           35 KEYBOARD
                             EQU
                                       22H
                                                           ; PORT B, KEYBOARD data
           36
                             SWITCH BANK CONTROL PORT (input)
           37 *
           38 *
           39
(6123)
                             EQU
                                                           ; PORT C, switch bank 2
           48 SWITCHZ
                                       23H
                                       26H
                                                            :PRINTER READY #
 (0020)
           41 SW2BPRDY
                             EQU
                                                           ;CLEAR TO SEND #
(8818)
           42 SH2BCTS
                             EQU
                                       19H
 (888B)
           43 SH2BKCE
                             EQU
                                       88H
                                                           KEY CLICK ENABLE
(8804)
           44 SW2BPERI
                             EQU
                                       14H
                                                           ; PARITY ERROR INDICATE
 ($888)
           45 SH2B58HZ
                             EQU
                                       $2H
                                                           150 Hz REFRESH RATE
(6601)
           46 SH2B16L
                             EQU.
                                       OIH
                                                           ;16 X 64 FORMAT
                                                            LOW order TIMER
           47 TINRLOW
                             EQU
                                       24H
 (8824)
                                                            HIGH order TIMER
(0025)
           48 TIMRHI
                             EQU
                                       25H
           49
           50 ¥
                             8251A - COMMUNICATIONS CONTROL
           51 *
           52
                                                           ;communications DATA Register of 8251A
 (0038)
           53 DR8251A
                             EQU
                                       38H
                                                           ;communications mode/COMMAND/STATUS Register of 8.
 (8931)
           54 CR8251A
                             EQU
                                       31H
 (1181)
           55 CRBSBS
                                       BOH
                                                           ;2 Step Bit Select
                             EQU
 (8828)
           56 CRBEPS
                             EQU
                                       20H
                                                           ¡Even Parity Select
 (6810)
           57 CRBPEN
                             EQU
                                                           ¡Parity ENable
                                       18H
```

```
LOCATION OBJECT CODE LINE
                               SOURCE LINE
                        58 CRBLEN
                                         EQU
                                                    84H
             (8884)
                                                                        18 bit data select
             (804A)
                        59 CRBCON
                                          EQU
                                                    4AH
                                                                        ;constant or mask for mode instr.
                        60 CRBRST
             (8848)
                                          EQU
                                                    48H
                                                                        ReSet
             (8020)
                                          EQU
                                                    28H
                                                                        sRequest To Send DUT/ serial datapath selector
                        61 CRBRTS
             (0010)
                        62 CRBERST
                                          EQU
                                                    1 8H
                                                                        preceive Error ReSeT .
             (8008)
                        63 CRBFBRK
                                          EQU
                                                    BBH
                                                                        :Force: Meak
                                          EQU
                                                    84H
                                                                        ; ENable ReCeiVe/interrupts
             (0004)
                        64 CRBRCVEN
             (6882)
                        65 CRBDTR
                                          EQU
                                                    82H
                                                                        :Data Transmit Ready DUT
             (8801)
                        66 CRBTXEN
                                          EQU
                                                    $1H
                                                                        ¿ENable Transmit/interrupts
                        67 CRBDSR
             (888)
                                          EOU
                                                    80H
                                                                        ;Data Set Ready IN
                        68 CRBFE
             (0020)
                                          EQU
                                                    28H
                                                                        ;Framing Error/break detect
                        69 CRBOE
             (8018)
                                          EQU
                                                    104
                                                                        ;Overrun Error
                        71 CRBPE
                                                    18H
                                                                        Parity Error
             (8888)
                                          EDU
             (8884)
                        71 CRBTXENT
                                          EQU
                                                    64H
                                                                        :Transmit EMpTy flag
             (8002)
                        72 CRBRXRDY
                                          EQU
                                                    92H
                                                                        Receive Ready flag
             (8001)
                        73 CRBTXRDY
                                          EQU
                                                    61H
                                                                        ;Transmit ReaDY flag
                        74
                                          CRT 5837 VTAC CONTROLLER REGISTERS
                        75 ×
                        76 *
                                          77
             (0046)
                        78 VTACCRE
                                          EQU
                                                                        :VTAC Control Register #6
                                                    46H
                        79 VIACCROW
                                          EQU
                                                    48H
                                                                        ;VTAC Cursor ROW (READ) - register #8
             (0048)
                                                                        ;VTAC Cursor COLumn (READ) - register #9
                        BO VTACCCOL
                                          EQU
                                                    49H
             (8049)
                                          EOU
                                                                        :VTAC RESET command - register #10
             (004A)
                        B1 VTACRSET
                                                    4AH
                        82 VTACHCOL
                                          EQU
                                                    4CH
                                                                        ;VTAC Cursur COLumn (WRITE) - register #12
             (884C)
                                                                        ;VATC Corsor ROW (WRITE) - register $13
             (884D)
                        83 VTACWROW
                                          EQU
                                                    4DH
                                                                        ;VTAC START command - register #15
             (084E)
                        B4 UTACSTRT
                                          EQU
                                                    4EH
                                                                        ;MEMory address of VTAC controller
                                          EQU
              (4000)
                        B5 VTACHEM
                                                    4800H
                                                                        ; VIDEO RAM DISPLAY BUFFER - wait state access
             (5000)
                        86 VIDEORAM
                                          EQU
                                                    5000H
                                          EQU
                                                    VIDEORAK+8C98H
                                                                        junused RAM from 9099H to 00RFH
              (5C90)
                        B7 FREEDRAM
             (6000)
                        88 FASTURAM
                                          EQU
                                                    H000A
                                                                        DISPLAY BUFFER - blanking access
                        B9 XMTOLEN
                                          EQU
                                                                        :LENgth of TRANSMIT buffer
              (0006)
                                                    6
                                          EQU
                                                    -30
         (FFFFFFE2)
                        90 CDNBL6
         (FFFFFFE7)
                        91 CONBLS
                                          EQU
                                                    -25
                        92 STKSIZE
                                          EQU
                                                    30
                                                                        STACK SIZE
              (001E)
                        93
                                          CONTROL CHARACTERS RECOGNIZED BY THE TERMINAL
                        94 #
                        95 #
                                                     ASCII code
                                                                              Corresponding control description
                        96 #
                        97 ×
                        98 CONBEL
                                          EQU
                                                     87H
                                                                        (BEL) - bell
              (8807)
                                          EQU
                                                     88H
              (8888)
                        99 CONBS
                                                                        ;(BS) - back space
              (8889)
                       188 CONHT
                                          EQU
                                                     19H
                                                                        ; (HT) - berizental tab
              (888A)
                       181 CONLF
                                          EQU
                                                     BAH
                                                                        ;(LF) - line feed
              (800B)
                       102 CONVT
                                          EQU
                                                     8BH
                                                                        I(VT) - vertical tab
                                                                        ;(FF) - feed ferward
                                          EQU
                                                     BCH
              (000C)
                       183 CONFF
                       184 CONCR
                                          EQU
                                                     OH
                                                                        ;(CR)
                                                                               - carriage return
              (000D)
                                                                        ;(SO)
                       105 CONSO
                                          EQU
                                                     DEH
              (000E)
                                                     OFH
                                                                        ;(SI)
                       106 CONSI
                                          EQU
              (000F)
                                                                        ; (SUB)
                       107 CONSUB
                                          EQU
                                                     1AH
              (881A)
                                                                        ;(ESC) - escape
                       188 CONESC
                                          EQU
                                                     1BH
              (001B)
                                                                        ; (RS)
                       189 CONRS
                                          EQU
                                                     1EH
              (881E)
                                                                        ; (US)
                       118 CONUS
                                          EQU
                                                     1FH
              (881F)
              (8822)
                       111 CONQUO
                                          EQU
                                                     22H
                                                                                  (quotation)
                                                                        ì
                                                                           [
                                          EQU
                                                     5BH
              (005B)
                       112 CONLBR
                                                                        į
                                                     69H
              (8869)
                       113 CONLI
                                          EQU
```

EQU

78H

(8870)

114 CONLP

٠ _

```
FILE: TERHINAL:pJUAN
                         HEWLETT-PACKARD: 8085 Assembler
                                                                                                   Sat, 15 Oct 1983, 3:
                                                                          223
LOCATION OBJECT CODE LINE
                               SOURCE LINE
             (8871)
                      115 CONLO
                                         EQU
                                                   71H
             (8072)
                      116 CONLR
                                         EQU
                                                   72H
             (8874)
                      117 CONLT
                                         EQU
                                                   74H
             (8879)
                      118 CONLY
                                                   79H
                                         EQU
             (887C)
                      119 CONORBAR
                                         EQU
                                                   7CH
             (887E)
                      120 CONTILDE
                                         EQU
                                                   7EH
                                                                         )
             (887F)
                                                                       ;(DEL) - delete
                      121 CONDEL
                                                   7FH
                                         EQU
                      122
                                                               e'i
                      123
                      124
                      125
                      126
                                                   BOOCH
                                         ORG
                      127
                      128 *
                                         RESET COHES HERE (MASTER CLEAR)
                      129 *
                                         *-----
                      131
    0000 3121FF
                      131 SAVE100
                                         LXI
                                                   SP, SCRATCH+1FFH
  - 0083 AF
                      132
                                         XRA
    8004 A7
                      133
                                         NOV
                                                   B,A
    8885 48
                      134
                                         MOV
                                                   C,B
                      135 INIT100
    8896 C5
                                         PUSH
                                                   ₿
                                                                       :clear SCRATCHPAD
    0007 3C
                      136
                                         INR
    0008 C20006
                      137
                                         JNZ
                                                   INIT100
    008B 312031
                      138
                                         LXI
                                                   SP, STACKEND-2
                                                                       ;set up STACK
    BORE BECO
                      139
                                         IVH
                                                   A, IOCSINIT
                                                                       ;set up 8155
    0010 D320
                      140
                                         TUO
                                                   IOCS8155
    0012 DB21
                      141
                                         IN
                                                   SWITCHI
                                                                       sforce BAUDRATE & PARITY first time
    0014 2F
                      142
                                         CHA
    8015 322804
                      143
                                         STA
                                                   SSWITCH1
    8018 218299
                      144
                                         LXI
                                                   H, INITABLE
                                                                       ;initialize nonzero SCRATCHPAD values
    001B 112039
                      145
                                         LXI
                                                   D, DISQSPTR
    BBIE BAFA
                      146
                                         NVI
                                                   B,-INITLEN
    9926 CD0280
                      147
                                         CALL
                                                   HOVER
                                                   SWITCH2
                                                                       ;initialize VTAC
    0023 DB23
                      148
                                         IN
    1025 E683
                                                   SW2B50HZ+SW2B16L
                      149
                                         ANI
    1127 87
                      150
                                         ADD
    0028 87
                     . 151
                                         ADD
    8829 87
                      152
                                         ADD
                                                   A
    002A D1
                                         POP
                                                   Đ
                      153
    882B 5F
                      154
                                         MOV
                                                   E,A
   002C 19
                      155
                                         DAD
    882D D34E
                                                   VTACSTRT
                      156
                                         OUT
   882F D34A
                      157
                                         OUT
                                                   VTACRSET
    0031 C302AF
                      158
                                         JWP
                                                   INIT120
                                                                       continue at 2nd part
                      159
                      160
                      161
                      162
                      163 *
                                         8251A TXRDY + RXRDY INTERRUPTS HERE (RST 6.5)
                      164
                      165
   0034 F5
                      166 COMMINT
                                         PUSH
                                                   PSW
    0035 C30073
                      167
                                         JMP
                                                   COMM100
                                                                       continue at 2nd part
                      168
                      169
                      170
```

171

LOCATION OBJECT CODE LINE

SOURCE LINE

	· 172 * 173 *	VERTICAL RETRACE INTERRUPTS HERE (RST 7)					
1838 F5 1839 C301D8	174 . 175 VERTINT 176 177 .	Push J n p	PSN Vert100	jcentimue at 2nd part	•	,	
A	179 *	MENDAD	3 ATMASE THEFARING			********	
•	181 # 182 #		D STROBE INTERRUP		ŧ		
•	183					•	
143C F5	184 KEYBDINT	Pus h °	PSW		•		
103D E5	185	PUSH.	Н				
103E D5	186	PUSH	D				
003F C5	187	PUSH	В				
1040 DB22	188	IN	KEYBOARD				
8042 E67F	189	ANI	. 7 FH			•	
1044 47	190	MOV	В,А →	-			
0045 20	191	RIM	•				
1046 B7	192	ORA	A	<i>, ,</i>			
0047 F2005C.	193	JP	KEYBD100	;OFF-LINE			
104A 3A2007	194	LDA	STATUS1 .	•		•	
104D E680	195	ani	STIBKBDL				
104F C2006A	196	JNZ	KEYBD120	:LOCKED - do nething			
0052 CD024B	197	CALL	TRANSHIT			, ,	
1055 DB21	19 8	in	SWITCHI				
0057 E608	19 9	ani	SWIBECHO				
1059 CA005F	200	JZ	KEYBD110	;not ECHOPLEX			
005C CD0261	201 KEYBD100	CALL	DISPRUFF	;send to SCREEN		6	
005F DB23	202 KEYBD110	IN	SWITCH2			•	
0061 E60B	203	ANI	SW2BKCE	,		• ' '	
0063 CA006A	204	JZ	KEYBD120	;ne CLICK			
0066 21203D ·	205	LXI	H, VERTBELL				
1069 35	206	DCR	H	iding BELL			
806A 3E10	207 KEYBD120	HVI	A,18H			•	
086C 30	208	SIM		;clear KEY interrupt			
006D C1	209 INTREXIT	POP	B	•	•		
886E D1	210	POP	D	•			
006F E1	211	POP	H		•		
070 F1	212	POP	PS#	,			
0071 FB	213	EI		•			
1072 C9	214	RET	_		·	.,	
	215		-	,	-		
3	216			•			
	217 *					,	
•	218				•		
	219 #	SECOND	PART COMMUNICATION	DNS INTERRUPT HANDLER			
	220 1	******	::::::::::::::::::::::::::::::::::::::	::::::::::::::::::::::::::::::::::::::			
	221		• •	1			
1073 E5	222 CONH100	PUSH	H	1	,		
0974 D5	223	PUSh	D	, ***			
1075 C5	224	PUSH	B	•	,	,	
0076 210073	225	LXI	H, COMM1 80				
8079 E5	226	PUSH ·	H	•			
997A DB31	22 7	IN	CR9251A		٠.		
007C E602	228	ANI	CRBRXRDY				

	•			,		
117E		229	ممز	RZ		;not received character
997F		. 230	• '	IN	CRB251A	•
	E638	231		· ANI	CRBFE+CRBPE+CRBO	
	CACCAC	23 2		JZ	- CDHM110	;ne errers
4486		233		VON	B,A	
-	3A2000	234	4	LDA	SCRB251A	
SSBA		235		ORI	CRBERST	
888C		236		DŲT	CRB251 A .	
188 E	78 _	237		MÓV	A,B	•
988F	E620	238		IM	CRBFE	
8891	CO	239		RNZ	IGNORE_IF_OPEN_L	INE "
8892	DB23	249		IN	SWITCH2	
6894	E604	S 241		an i°	SW2BPERI	
1196	CASSAS	242		, JZ	COMM110	;den't indicate error
8099		243		'IN	DR8251A	
1193		244		MVI	B, CONDEL	
	C309D0	245		jhp	COMM120 .	
		246	V			,
BOAL	BB30		COMM118	. IN	DR8251A ·	• '
. 00A2		248		ANI	7FH	•
88A4		249		MOV	B,A	•
	212008	250		LXI	H,STATUS2	•
BADD		251		MOV	A,H.	•
- 88A9		252		ANI	ST2BFETH	
	CADDC2	253		JZ	COMM112	• • • • • • • • • • • • • • • • • • • •
BOAE				DCR .	H	
		254 255		JZ	COMM120	store control character regardless
	CADODO	255				Sarang Canthat First affect tedatores:
00B2		256		DCR	H A B	•
00B3		257		, MO V	A,B 'Z'	
80B4		258	•	CPI	_)
	CAOOBE	259	mm. T	JZ	CONH111	•
0089		260	` •	CPI	151	ě
	C201CA	261		JNZ	CONH118 .	
OOBE			COMH111	INR	N anyma a a	
	C390D0	263		146	COMM120	,
9965		_	COMM112	MOV	A,B	
	FE4B	265		CPI	CONESC	?
	C200CA	266		JNZ	CONH118	•
80°C 8	34	267		. INR	K	
01 C9	34	268		inr	Ħ	· ·
BBCA	78	269	COMM118	MOV	A,B ·	۰,
BBCB	B7	278		DRA	A	
9900	C8	271		RZ		;discard (MUL)
	FE7F	272	•	CP I	-7FH ₋₂₁ 1	•
BBCF	C8	· 273		RZ	•	idiscard (DEL)
		274			•	
86D\$	20		CONH120	RIH		•
88D1		276		ORA	A	
	FA0261			JM	DISPBUFF	idisplat if ON-LINE
8005		278		P0P	н .	
,		279		- -		•
8027	DB31		COMM130	IN	CR8251A	· · · · · · · · · · · · · · · · · · ·
	E681	281	ADIM1734	ANI	CRBTXRDY	
	CABBED	282		, JZ	INTREXIT	jexit if not transmit
						lever e. nar rianumer
	210169	283		. LXI	H,CONN140 -	· .
80E8		284		PUSH	H DTATUDS	
	3A2007	285		LDA	STATUSI	

٠,٥

	,				
LOCATION OBJECT	CODE LINE	SOURCE	LINE		
88E4 E618	286		ANI	STIBLPTA	
88E6 CA0175	287		J2	CDMH139	
GGE9 DB23	288		IN	SWITCH2	
00EB E658	289		ANI	SH2BPRDY .	
DOED CO .	290		RNZ		
10EE 212005		COMM138A	LXI -	H,LPTCOLHN	
- 00F1 3A2003		CONM130B	LDA	MAXCOL	
00F4 3C	293.		INR	A .	
OOFS BE	294		CNP	K	
90F6 FA0142	. 295		jh	COHH134	
" BOF9 CAD13C	296		ग 77 , °	- С <u>р</u> ин132	
OOFC ES		COMM131	Push	H' ~	
SOFD 2C	298	•	INR	L	
OFE 46	299		NOV	B,M	
OFF CD05F5	300		CALL	BKGD492	
1102 210195	301		LXI	H,COHM180	
0105 E3	302		XTHL	· ,	•
0106 7E	303		MOV	A,H	
0107 3A2005	304		LDA	LPTCOLMN	
818A B3	30,5		DRÁ	E.A. s ^r	
8199 5F	306	7	NOV	-,	
010C 1A	307		LDAX	D	
810D 47 ~	306	<	-MOV Inr	B,A	
010E 34 010F b7	. 309 310	13	ORA	A	•
0110 FO ₂	311		RP	n ,	
0111 EB	312		XCHG	`	
0112 212007	313		. LXI	H,STATUS1.	
8115 7E	314		MOV	A,H	•
9116 E6Q4	, 315		ANI	STIBAHAT	
6118 CA0139	316		17	COMM131J	
011B 7E	317	o .	HOV	. A,M	•
011C E603	318		ANI	ST1B4NXX	
011E C20126			3N2	COMM131B	
0121 061B	320		· NVI,	B, CONESC	
123 C3012C	321	(_	JMP	COMMISID 🦘	
• • • • • • • • • • • • • • • • • • •	. 322	COMM131B	DCR	A ,	
0127 C20130	323	a	JNZ	CONN131F	
812A 8647	324		WVI	B, 'C'	
112C 39		COMM131D	INR	N %	
012D EB	326	,	XCHG	, , , , , , , , , , , , , , , , , , ,	
612E 35	327		, DCR°	N	
812F C9	, 328	P0MM174F	RETO	A M	
0130 7E ~		COMM131F	MOV	A,H a .NT.ST1B4KXX	٠,
0131 E6FC	330		ANI Von		
6133 77	331		2 7	M,A ·	
8134 78 8135 EEA8	332 333		MOV XRI	A,B Badh	
#137 47	333 334	•	WOA	B,A	
6138 C9	335		' RET	וולת	
1138 C7 1139 1621		COMM131J	HVI	B,′′	
\$13B C9	337		RET	-,	
913C 960D		CONN132	NVI	B,CONCR	
813E 34	339		INR	H	٠
613F 'C39195			JHP	COW188	•
0142 3C		COHH134	INR	A	
0143 BE	342		CHP	ĸ	

plecal PRINT active?
plecal print active?
plecal print active?

;PRINTER ready? ;ne...clear INTR and wait

;END-OF-LINE? past it jat it

;ATTRIBUTES become blanks

. 4	* .	•)				
LOCATI	W OBJI	ECT	CODE	LINE	SOURCE L	INE ,		
814	H C281	154		343	1	JNZ	, COHH13 5	- ·
	17 34			344		INR	H	
10	is db2	l		345	•	IN	· SWITCH1	
. 814	1A E641	•		346	**	I ANI 3	SNIBALF	
914	IC C201	154		347	- 1	JNZ	CONN135	
	IF 868 /		•	348	CONH134B	· NVI	B, CONLF	•
	51 (38)			-349		jmp	CONM1B0	
	54 3 A21				CONN135	LBA	STATUS1	•
	57 E681			351		MI	STIBXHIT	
	59 C201			352	•	JNZ	CONN192	<u>`</u>
	SC 3A21	102		353		LBA .	MAXRON	,
	SF 2C			354		INR	L	. /
	A.DE	•		355		CHP	H	· · / .
	51 C8		*	,356		RZ "		•
	34		-	357		INR	X	
	53 2D			358	r	DCR	. L	Q ,
	360			359	,	WI	H, 0	•
	66 C301	JFL		360	,	JMP	CON1131	
•	0.010		_	361	COMMIAN			
	69 2121 6C 7E	# T U	?	363	COHH140	HDV	H,SCRB251A	
		-			•	ANI	A,H	TRANSMITTER OFF
₩1.6	SD ESFI	•		364 365		BLC 7	.NT.CRBTXEN	JIKMMONTLIEK OFF
• •	SF 7 7	4	(6)		COMM150	NOV.	, N,A *	
	70 D33:	,		367	COMMISSION /	OUT	CR8251A	**
	72 C301			368	•	JHP /	· INTREXIT	
				369	٠,	WIN /	aninena i	v
1 81	75 DB2:	T			COMM139	IN	SWITCH2	`
	77 E61			371		ANI	SW2BCTS	
	79 C8	9		372	h .	RNZ		
•		• .		373	-	_	•	, i
813	7A 3A21	007			COMM160	LDA	· STATUS1 °	•
	7D E601		, I	375	**	ANI	STIBXMIT	
113	7F C201	1ÀQ		376	, ·	JNZ	COMM198	, .
. 01	B2 2121	130		377	COHH165	LXI.	H,XHTQSPTR	I .
811	85 4E			378		NOV	C,H	1
.01	86 2D		,	379		DCR	L (•
~ 0 1(37 7E.		1,	380	· · · · · · · · · · · · · · · · · · ·	NOV	A,H	
911	98 🗱			381	÷	INR	,A	
91(19 FE3		•	38 2	• •	CRI	T XHTQEND	
	BB C20			38 3		JNZ	CONN178	
, 01 0	X 3E3	3	•	384		MVI	A, XHTQUEUE	jurap around of q
		,	. ′	385			,	
	1 19				CONN176	CHP	C	4
	PT CB			387	*	RZ,		30 EMPTY-CLEAR in
	77			388		NOV	M,A **	•
	73 L F			389		NOV	L,A	₹+
11	94 46	٠		398	•	NOV	B,H	
,=,		88 4	•	7391	BANN4 BA	4 8 4		, på
	75 3A21		•		COMMISS-	LBA	. SSWITCH1	
	19 E62	•	`	393	1	ANI	26H	* *
	M 87			394	•	ADD .	∏	
	19 87 IC 34 :		•	395		, ORA	T	
	n. 30.	1		. 276 	•		# #8695.4A	•
	77 363 17 C1	,		- 377		OUT '	300251A	y
	7. bi			-371		T DET	•	, '. <i>,</i>

```
FILE: TERHINAL BJUAN
                          HEMLETT-PACKARD: 8185 Assembler
                                                                           228 /
                                                                                                     Set, 15 Oct 1983, 3:27
LOCATION OBJECT CODE LINE
                               SOURCE LINE
    81A3 7E .
                                          HOV
                                                     A,N
    01M4 F681
                       401
                                          ORI
                                                    CRBTXEN
    01A6 C3816F
                       482
                                          114
                                                    CONH150
                       493
    01A9 212005
                       484 CON1198
                                          LXI
                                                    H, LPTCOLIN
    BIAC DB49
                       485
                                          IN
                                                     VTACCCOL
    DIAE'RE
                       486
                                          CHP
    01AF F200F1
                       487
                                          JP
                                                    CONN130B
    1112 20
                       488
                                          IM
    0123 342014
                       489
                                          LM
                                                     CURSKOW
    0136 3D
                       418
                                          DCR
    8137 K
                                          CIP
                       411
    0138 F200EE
                       412
                                          JP
                                                     COWN136A
    0138 2C
                       413
                                          IM !
    OTEC 7E
                       414
                                          MOV
                                                    A,N
    41BD E693
                                                    ST1B4KXX
                                          ANI
    01BF CA013C
                                                    COM#132
                                          17
    01C2 7E
                       417
                                          MOV
                                                     A,N ·
    01C3 E6F7
                       418
                                          ANI
                                                     .NESTIBXHIT
    01C5 77
                       419
                                          HOV
                       420
    DICA DB21
                                          IN
                                                    SWITCHI
                       421
                                                     SWIBALF
    81CB E640
                                          AN]
    61CA CABIAF
                       422
                                          17
                                                    COnn134B
    01CD C30182
                       423
                                          JAP
                                                     COM#165
    01D0 3600
                       424 CONN192
                                          HVI
                       425
   $1D2 2C
                                          INR
    01D3.34
                       426
                                          IMR
    01D4 2D
                       427
                                          DCR
    01D5 C300FC
                       428
                                          JHP
                                                    COn#131
                       429
                       430
                       431
                       432
                       433 ×
                                          SECOND PART VERTICAL RETRACE INTERRUPTEMANDLER
                       434 ¥
                       435
    41D8 E5
                       436 VERT188
                                          PUSH
    01D9 D5
                                          PUSH
                       437
                       438
                                          PUSH
    81DA C5
    01DB 2100D6
                       439
                                          LXI
                                                     H, COMM130
    DIDE ES
                       441
                                          PUSH
    01DF 2101FE
                                                     H. VERTIO
                                          LXI
                       441
    01E2 E5
                       442
                                          PUSH
                                                     H, VERTBELL
                                          ĹXI
    01E3 21203D
                       443
                                          IM
    01E6 34
                       444
                       445
                                          WI
    91E7 3E88-
                       446
    01E9 47
                                          NOV
                       447
                                          KZ.
    DIEA CB
                       448
                                          RH
    DIES FB
                                          HOV
  > 01EC-70
                       449 "
                                          WI
    81ED 8688
                                          RIH
                                          MI
                                          12
                       453
```

229

BLEVE CHRACTER TO TANGELT

511 # 512 # 513

509 518

8285 C24284

549

JNZ RET

```
LOCATION OBJECT CODE LINE
                              SOURCE LINE
   1245 F3
                      514 TRANSHT3
                                         DI
   1246 E63F
                      515 TRANSHTE
                                                    3FH
                                         ANI
   1248 C621
                      516 TRANSHT1
                                                    32
                                         ADI
   124A/47
                      517 TRANSHT2
                                         MOV
                                                    3,4
   024B 21203B
                      518 TRANSHIT
                                         LXI
                                                   H, XHTQFPTR
   124E 7E
                      519
                                         MOV
                                                    A,N
   124F 2C
                      521
                                         IM
   1251 E
                      521
                                         CHP
   1251 09
                      522
                                         RZ
                      523
   1252 E
                                         MDV
                                                   L,H
   1253 71
                      524
                                         HOV
                                                   H,B
   1254 70
                      525
                                         MOV
                                                    A,L
   1255 3C
                      526
                                         INR
   $256 FE39
                      527
                                         CPI
                                                    XHTOEND
   0258 C2025D
                      528
                                         JNZ
                                                    TRANS180
   · 125B 3E33
                      529
                                         MVI
                                                    A, XHTQUEUE
                                                                         iwrap around end of queue
   025D 32203C
                      539 TRANS100
                                         STA
                                                   XMTQSPTR
   1261 C9
                      531 .
                                         RET
                      532
                      533
                      534
                      535
                      536 #
                                         QUEUE CHARACTER TO DISPLAY
                      537 *
                                         538
   9261 21283A
                                                   H, DISQFPTR
                      539 DISPBUFF
                                         LXI
   1264 7E-
                                         MOV
                      540
                                                   A,h
   1265 2D
                      541
                                         DCR
   1266 BE
                      502
                                         CHP
                                                    ĸ
   $267 CB
                                         RZ
                      543
                                                                       ine room in queue
   1268 BE
                      544
                                         MOV
                                                   L.H
   1269 70
                      545
                                         MOV.
                                                   M,B
   $26A 7D
                                         MOV
                      546
                                                   A,L
   126B 3C
                      547
                                         INR.
   026C C20271
                                                   DISPB100
                      548
                                         JNZ
   126F 3E3E
                      549
                                         MVI
                                                   A', DISQUEUE
                                                                       jurap around end of queue of
                      550
                                                   DISOSPTR
   0271 322039
                      551 DISPB100
                                         STA.
   1274 C9"
                      552 -
                                         RET
                      553
                      554
                                         IVI
                                                   A,88H
   1275 3E81
                      555 TABSINIT
   8277 21200A
                      556 TABSCLR .
                                         LXI
                                                   H, TABTABLE
                      557
                                         LXI
                                                   D, TABTABLE+1
   027A 11200B
                                         IVI
   127D 16F7
                      558
                                                   1,-9
   127F 77.
                      559.
                                         NOV
                      561
                                         HOVE DATA
                      561 #
                                         HERRY DE
                      562 *
                      563
   1280 %
                      564 MOVER
                                         HOV
    $281 12
                      565 NOVER1
                                         STAX
    1282 23
                      566
                                         INX
    1283 13
                      567
                                         IN
                      548
                                         IM
    1294 14
```

```
LOCATION OBJECT CODE LINE
                              SOURCE LINE
                      571
                      572
                      574
                      575 #
                                        BAUD RATE DIVISER TABLE (ASSUMES 6.144 MHz 8085A CRYSTAL)
                      576 W
                      577
   6289 46D1
                      578 BORTABL
                                                  4601H
                                                                       118 DAUD
    $28D 4588
                      579
                                        N
                                                  4588H
                                                                        151 MUD
   828D 4288
                      581
                                        N
                                                  4281H
                                                                        301 MUD
   828F 48A8
                      581
                                        N
                                                  48ASH
                                                                       1200 BAUD
   8291 4858
                      582
                                        M
                                                  4858H
                                                                      : 2488 BALID
   1293 4128
                      583
                                        N
                                                  482BH
                                                                       4888 MUD
   8295 4814
                      584
                                        N
                                                  4814H
                                                                     : 9688 BAUD
   8297 488A
                      585
                                        N
                                                  488AH
                                                                     19288 BAUD
                      586
                      587
                      588 *
                                        SCRATCHPAD INITIALIZATION TABLE
                      589 #
                                        598
   8299 48
                      591 INITABLE
                                                  DISQUEUE+2
                                        DR
   129A 3D
                      592
                                                  DISQUEUE-1
                                        DB
   $29B 32
                      593
                                        DB
                                                  XMTDUEUE-1 .
   029C 33
                      594
                                        DB
                                                  XHTQUEUE
   829D E2
                      595
                                        DB
                                                  CONBL6
   029E 1A
                      596
                                        DB
                                                  CONSUB
                      597
                     598 INITLEN
             (8886)
                                                  S-INITABLE
                                        EQU
                      599
                      608
                      601 ×
                                        CRT 5037 CONTROLLER DATA TABLE
                      602 ×
                                        ************************
                      603
                     604 VTACTABL
                                                                     ;24 X 80, 60Hz, 102 characterS total
   129F 65
                                        DR
                                                  102-1
   $2A0 4A
                                        DB
                                                  4AH
                                                                     ;noninterlace scan, 2 delay/9 drive horizontal
                      605
   02A1 5D
                      606
                                        DB
                                                 5DH
                                                                     ;12 scans/datarew, 80 characters/datarew
   82A2 17
                                        DB
                                                                     ine skew, 24 datareus/frame
                      687
                                                  24-1 -
   82A3 1B
                      608
                                        DB
                                                 (310-256)/2
                                                                     ;318 scan lines/frame, heriz. freq.=18.6 KHz
   82A4 13
                      689
                                        DB
                                                  19
                                                                     spert. Start delay in scan lines
   02A5 17
                      610
                                        DB
                                                  24-1
                                                                     plast data rew displayed initial
   82A6 80
                      611
                                        DB
                      612
   12A7 51
                     613
                                        DB
                                                  82-1
                                                                     ;16 X 64, 60Hz, 82 characters total
   82A8 37
                                                  37H
                                        DB
                                                                     ;neminterlace scan, & delay/6 drive horizontal
                      614
   AZAG AB
                     615
                                                                     ;14 scens/datarou, 64 characters/datarou
                                        DR
                                                  PBH
   82AA BF
                                        DB
                                                  16-1
                                                                     ima skeu, 16 datarous/frame
                      616
   12AB 12
                      617
                                        M
                                                  (261-256)/2
                                                                     ;268 scan lines/frame, heriz. freq. ≈15.6 KHz
                                                                     svertical start delay in scan lines
   82AC 19
                                        DB
                      618
                                                  25
   82AD BF
                                        DB
                                                                     last data row displayed initial
                      619
                                                  16-1
   BEAE DE
                      621
                                        Bk
                      421
                      122
                      423
                      124
```

ECOND PART INITIALIZATION

MC3124

:110 DAUD

117

mi.

AZAL CHILA

443

東になっているので、「はなる」を開発があれている。 まっちゅうしんけいしゃ とくせい

1 2551 167	mar heav			www. 6200	1193610161	1 200
LOCATION	OBJECT COD	E LINE	SOURC	E LINE	•	
131B	RG	685	BKGD120	ORA	В	
838C		686	<i>-</i>	OUT	CRB251A	;new termand mode ,
A30E		687		EI	1	Amen Palurana sidata :
838F	210289	688		LXI	H, BORTABL	
0312	1601	689		MVI	B,4	•
1314		698		BAD	В	
1315	7E .	691		MOV	H,A	•
· 1316		692		QUT -	, , , , , , , , , ,	
1318		693		Ínx	K	•
4319		694		HOV	A,H	*
031A		695		OUT	TINRHI	• .
131 C		696		NVI ,	A, IOCSINIT	
#31E		697	MARKE A	DUT	10CS8155	· · · · · · · · · · · · · · · · · · ·
1321	212 4 39	699	BKCD150	DI LXI	H, DISQSPTR	iget a character
1324		788		MOV	B,K	
1325		701		INX	H H	•
1326		792		NOV	A,H	
1327		703		INR	A,,,	•
	C2032D	714		JNZ	BKCD160	
132B		705		IVI	A, DISQUEUE	surap around end of queue
032D			BKCD160	CMP	В	
	CA0371	707		17	BKGD165	;no charactersidle
0331		718		MOV	Ħ,A	, and as a series of the s
1332		709		MOV	L,A	
1333	46	710		MOV	3,H	,
1334	FB	711		EI	·	,
	110320	712		LXI	D,BKGD150	
1338		713		PUSH	D	· · · · · · · · · · · · · · · · · · ·
1339		714		HVI	L,BKGMDDE	
1338		715		MOV	A,H	•
133C		716		MOV	C,A	•
(33b		717		NVI CUT	· H,0	
833F	2006 CA0462	718		sui Jz	8 BKGD167	
8344	A114 18F	719 720		CPI	4-8	,
1346		721		HOV	A,B	· · · · · · · · · · · · · · · · · · ·
	CA9469	722		JZ	BKGD166	,
834A		723		CPI.	, ,	3 N. J
	21965C	724		LXI	H,BRTBLM8-2	
	FA037A	725	•	1H	DKGD210	
1352		726		HOV	A,C	<i>f</i>
03 53	210357	727	, a	LXI	H,BRTBLX0-2	<i>1.</i>
#356	C303 7C	728		JKP	DKGD211	
		729				1
6359			BRTBLXO	DB .	•	
835A		731		DW	MCD170	
135C		732		DB	1	
1350		733	•	DV	DKCD200	
935F		734	•	18	, J	<i>\</i> .
1361		735		N	DKGD248	
63 62 83 63		736 737		, 36	MCD534	
1365		73/ 738		34 38	Transol .)
8346		739		34	MCD166	
4000	****	# 47			- 100 m	

ILE: TERMINAL:pJI DCATION OBJECT CI		CKARD: BOBS A E LINE	(DECIN) A E	234	Sat, 15 Oct 1983, 3:2
				•	ė,
036B 86	742 743	DB .	6 BW 07545		•
036C 06E7	743 744	DU	BK CD565		
036E 07	744 745	DB	7	3	
036F 06F1	745	Du	BKGD571.		
A371 FR	745 TAT THE TOTALS	- 7		•	,
0371 FB	747 BKGD165	EI	•	,	
0372 76	748	HLT		e.	
0373 C302D4	749 750	116	DKGD100		
	750 751 Decen 200	₩ Ni			
03 76 78 03 77 210602	751 BKGD210 752	MOV	A,B H. TROTTO H1-2	;MODE 1 (ESC) pref	fixed decode
		LXI .	H, BRTBLH1-2 R 0		
837A 8688	753 BKCD210	MUI	B, 0		1
03 7C 23	754 BKGD211 .	INX	H	·	•
837D 23	755 754	INX	H		
837E BE	756 757	CMP	H		
637F F8	757 750	RM TAIL 1		; me match found	
0380 23 0381 030320	758 ·	INX	H		
0381 C2037C	759	JNZ	BKGD211		
8384 SE	760 243	MOV	E,M	•	•
6385 23	761 743	INX	H		,
93 86 66	762	MOV	H,M		•
9387 \68	763 244	MOV	L,E	•	Q
0388 AF	764 745	XRA	A		
0389 5F	765	MOV	E,A	1	•
#38A 57	766 242	VOM	D,A	•	•
8388 4F	767 249	MOV BCH	C,A		
038C E9	768 248	PCHL	•	préctre off to select	ted restine
- 35	769	·			
838D 78	778 BKGD230	MOV	A,B	; MODE 3 (ESC) = CO	OLUMN adress
038E D626	771	SUI	20H	•	
8390 47	772	- NOV	B,A	•	
8391 3A2063	<i>773</i> .	LDA	MAXCOL	•	•
#394 B8	774	CMP	B		
0395 DA0399	775	JC	BKGD235	m _{k,j}	
8398 78 8788 8740	776 222 EW CD225	NOV	A,B		
0399 D34C	777 BKGD235	OUT	VTACUCOL		
#398 AF	778	XRA	A	•	
839C C9	779	RET	•	Υ	
	780		_	··· - · · · · · · · · · · · · · · · · ·	•
039D 3E03	781 BKGD240	MUI	A,3	MODE 2 (ESC) = RO	
" 839F 322809	782 207	STA	DKSHODE	jchain te COLUMN addr	reśs
83A2 78	783	MOV	A,B .	•	
83A3 D620	784	SUI	20H	-	•
93A5 47	785 BKGD242-	MOV .	B,A		• •
83A6 3A2882	786 555		T MAXRON	•	
83A9 4F	787.	MOV	C,A	, a	•
83AA 7B -	• 788	MOV	m > w	*,	•
03AB B9	789	CHP	C	4	•
BOAC FABORD	798	Jb	DKGD244	• •	,
03AF 41	791	MOV	B ,C	jovernangefjirce bo	exten of screen
• 1301 CD05E7	792 BKGD244	CALL'	DK CD498		
6383-834D	793 BKGQ245	OUT	UTACURON		G
6305 78 🔩	794	NOV .	A,B	•	* x - x - x - x - x - x - x - x - x - x
6386 322614	795	STA	CURSION	•	•
6309 °C9	796	RET	-	• •	1
•	797		•	Sec. 9	,
			•		

	1	*	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,		L		200
LOCAT			CODE LINE	SOURC	E LINE		
4	3BD	R4	79 9		DRA	• H	
	3BE		800		MOV	H,A	
	13BF		881	•	RET	,	•
		•	802		nt i		
Ĺ	3C8	CD03C7		BKCD260	CALL	BKCD278	;CLEAR labstop
(13C3	2 F	B84		,, CHA		•
(3C4	A 6 '	805		ANA	K	
	305	7 7	B8 6		MOV .	H,A	
	366	C9	817		RET	•	4
			B4 8				•
. (3 C7	21288A	819	DKCD270	LXI	H, TABTABLE	; find TABSTOP
(3CA	DB 49	B11		IN	VTACCOOL	
A	3CC	OF	811		RRC		
, [*] 1	I3CD	OF	B 12		RRC		
	3CE	G F	813		RRC	ø	
		EARF	814	•	IMA	OFH	(
	3D1		B 15		HOV,	E,A	
	13D2		816		DAD	D	•
1	303	DB 49	B1 7		IN	VTACCCOL	<i>•</i> .
		E607	. "B 18		AKI	*0 7H	•
- 1	3 D 7	47	. 819		MOV	B,A	
(13DB	3E80 ·	B 21		HVI	A,BOH	
•	3DA	C8	· 8 21	BKGD275	RZ	•	
1	3DF	; OF	82 2		RRC		•
		15 ° s	823		DCR	B	•
1	3DD	C303D4	, 824		JNP	-DKGD275	,
			8 25			•	,
•	3E 0	CD03F2	826	BKCD2B0	CALL .	BKGD2B5	;DELETE character
			. 82 7		IN	VTACCCOL	
	3E5		8 28		ORA	E	.4
	3E6		829		, MO∧ "	E,A	
	3E7		830		INR +	A	
		6F	. 831		MOV	L,A	
	3E9		832		NOV	A,B	•
	3EA		833		GRA	A	•
		C40280	834		CNZ	HOVER	•
		3E20 K	835		NVI	A,20H	•
	3F I		836		STAX	D ,	
•	3F 1	CA	837	-	RET		•
			8 38		#	-	,
		DB49		BKGD285	IN	VTACCCOL	
		212003		BKGD286	LXI	H, HAXCOL	o.
	3F7		841		SUB	, , , , , , , , , , , , , , , , , , ,	j
	3F8		842		NOV	B,A	" '
		DB48	· 843	•	IN ,	VTACCROW	
		CD15F8	1 844		CALL	BKGD495	•
•	JFE.		845	<u>.</u>	NOV .	H,D ,	,
,	3FF	L7 ·	84 5 84 7		RET	•	-
	, 1888	PROTES		' Y	CALL	, PAC4252	. TNOSAT abanandar
		CDOW2	849	DKGD290 -	LDA	NAXCUL	; INSELT character
	1783 1486	3A2113			ORA	E	
	450 457		851		NOV	E,A	f
	489		. 852		DCR.	A 1	
	-				NOV		
	489	-	. 853	•		L,A	
	404	/8	854		HOV	A,3	

LOCATION	OBJECT CODE LINE	SOURCE	LINE	, •	•	•
3848	Ca8417 856		JZ	BKCD297		
040F		BKGD295	MOV	A,K		,
0418		DAGSE / U	STAX	ם		•
8411		•	DCX	H		
8412			DCX	D	÷	
0413			INR	B	, "	
	C2040F 862		JNZ	BKGD295	·	•
9417		DKCD297	INX	H		
	3620 864		WVI	M,20H		
041A			RET			
	866					
041B	1640 867	DKCD310	MVI	B, STIBINSM	; INSERT mode ON	
041D	212007 868	EKCD385	LXI	H,STATUS1	INSERT mode OFF	
1421	7E 869		HOV	A,H		
8421	E6BF 870		ANI	.nt.stibinsm		•
0423	B0 871		ORA	B		
8424	77 872		MOV	M,A		•
6425	C9. 873		RET	*		
	874				1	
		BKGD310	CALL	BKGD285	; ERASE FROM CURSOR	TO END OF LINE
		BKGD311	LDA	MAXCOL		•
042 C			ORA	E	a ·	
° 0420			MOV	L,A		
	3628 879		IVM	m,20H	· · · · · · · · · · · · · · · · · · ·	•
0431			DCR	A		
\$43 1			MOV	E,A	•	,
8432	C3040F 882		JMP	BKGD295		~ ~
A 13P	883		OUT	***********	JUANT PHOCOL A. A.	- 1014
		BKGD320	OUT	VTACNCOL CURSRON	;HONE CURSOR to to	prent .
	322014 885		sta Jnp	BKGD242		
	C303A5 886 CD0435 887	BKGD330	•	FBKGD320 *	;CLEAR SCREEN	
		BKGD335	CALL Call	BKGD310	ERASE FROM CURSOR	TO END OF SCREEN
	DB23 B89		IN	SWITCH2	JERNSE I KUII WANSON	IO DID OF CONCES
	E601 890		ANI	SM2B16L		
	0E05 B91		NVI	C,5		•
	CA044E B92		JZ	, B KGD336 -		
	893 B93		NVI	C,4		
		BKCD336	LDA	CURSRON	•	٠,
0451			NOV	B,A		-
1452		BKCD337	INR	B		
	3A2002 897		LDA	MAXRON		
1456			CHP	B		
8457			RM		•	
1458	V.		PUSH	B	•	
	CD84D5 981		, CALL	BKGD380		•
045C			POP	3		
	C38452 983		JHP	DKGD337		•
	984	٠. ٠		•		
1469		DKCD166	WI	A, CADH	•	•
1462	AB 786	b BKCD167	XRA	B		
1463		7 DECDIST	. 'NO V	B,A	4, *	
9464	•	B BKCD170	PUSH	B		,# •
	3A2007 989		LIM	STATUSI	,	· · ·
	E648 91		MI	STIDINSH		
AALA	CARARE 91		f347 ·	THE CRESS	0	•

HEWLETT-PACKARD: 8085 Assembler

			•		30.7 20 00.
LOCATION OBJECT	CODE LINE SOURCE	E LINE	-		
846E DB48	913	IN-	VTACCRON		.•
9470 CD45F8	914	CALL	BKGD495		
6473 DB49	915	IN	VTACCCOL		,
9475 B3	916	· ORA	E		
8476 5F	917	MOV	Ē,A	·	•
8477 78	918	MOV	A, B		
6478 12	919	STAX	ď		
84 79 DB49	928 BKGD348	IN	VTACCCOL	CURSOR RICHT	•
847B 3C	921	' INR	A	,	
0478 47	92 2	MOV	B,A		
047D 3A2883	923	LDA	MAXCOL	•	
8480 8 8	9 24	CMP	В		
048 1 78	92 5	MOV	A,B		
0482 D34C	926	DUT	VTACUCOL		
8484 F8	9 27	RP			-
8485 AF	928 BKGD343	XRA	A	CURSOR TO LEFT IN	ARGIN 4 DOWN 1 LINE
0486 p34C	929 BKGD344	OUT	VTACHCOL		6
0488 212014	930 BKGD345	LXI	H, CURSROW	; CURSOR DOWN	
`048B 34	931	INR	Ħ		
048C 3A2102	932 "	LDA .	MAXROW		,
848F 47	9 33	NOV	B,A	•	
0490 BE	934	CMP	K	,	
8491 F2849C	935	JP	BKCD358		
0494 DB21	936	In	Switchi	}	
8496 E680	937	ANI	SW1BASCR	JAUTO SCROLL?	·
0498 C204A0	938	JNZ	BKGD355		
8498 77	939	MOV	M,A'	;KOge to TOP L1	INE -
849 C 46	948 BKGD350	MOV	B,H		
049D C303B0	941	JMP	BKGD244		
	942	0			•
-04A0 70	943 BKGD355	MOV	M,B	SCROLL	, -
04A1 2E01	944	MVI	L,LDROW		
84A3 34	945	INR	H	• •	•
84A4 78	946	HOV	A,B	n	
G4A5 BE	947 .	CMP	N Duantia		
84A6 F284AB	948	JP ⊸	BKGD360		
94A9 3600 .	949	MVI	M,0		
MAAR PROTECT	950 BKGD360	HOV	A, H		, /
84AC CD83B3 - 84AF AF		CALL	BKCD245	ţ	1
64B8 CD83F4	952 557	XRA	A . The state (
84B3 CD8429	953 954	CALL	BKCD286	•	
Α.		CALL	BKCD311-	•	
0486 3A2081	955 85.	LDA	LDROW,	•	
84B9 D346 84BB C9	956 957	OUT	VTACCR6	•	•
, 070 0 LT .	757 95 8	RET		•	, .
64BC DB49	759 BKGD365	TN ·	LITACODOIT	.PUBCAA LEFT	•
OABE 3D	968	IN DCR	UTACCCOL'	CURSOR LEFT	ř
. 64BF D34C	961 BKGD3 78	OUT	A , VTACHCOL		,
OAC1 FO	962	RP .	A 14M BICOT	,	,
04C2 3A2003	963 ·	LDA	MAXCOL .	•	, •
84C5 B34C	964 DKGD373	DUT	VTACUCOL	•	, ,
84C7 212814	965 BKGD375	TXI POI	H, CURSION	· :CURSOR W	. *
84CA 35	166	BCR	n,coracu N	Jumpun M	, }
MCB FEMATE	967	JP	3KCD354	• ,	• • •
94CE 3A2982	768	LIM	MAXION.		
	,			•	

8452	C76.40C	C D78		TMB	*****		•		
1472	C3849C	978 971	-	Jap	BKGD350				
6405	3A2102		BKCD380	LDA	MAXRON	1	:FRASE LINE RE	NUTINE: enter with	
04D8		973		INR	A			iddress in B register	r
04D9		974		MOV	Ü,A	,-		ather registers	•
84DA	3A2111	· 975		LDA	LÓROM		,,		
140D	3 C	976		INR	A				
. NADE		' 9 77		ADD	B				
14DF		9 78		CMP -	D	•			
	FAD4E4	9 79		JN	JKCD385				
14E3		981		SUB	D		•		
1484			BKGD3B2	RRC				•	
14E5		98 2		HOV	E,A				
14E6 14E8		983 984		ANI ORI	8FH Fasturan		c	•	
PAEA		785		. NOA	D,A		t		
· 14EB		786		MDV	A,E			gre-	
DAEC		9 87	No.	ANI	8 80H				
14EE		988		MOV	E,A				
	3A2003	989		LDA	MAXCOL			•	
14F2		998		INR	A				
14F3	B3	991		ORA	Ε				
84F4	5 F	9 92		NOV	E,A	-	1.		
	210000	9 93		LX1	H,0		;ERASE A LINE,	FAST!	
14F8		994		DI	•			,	
84F9		995		DAD	SP				
` 14FA		9 96	•	XCHG				•	
84FB		9 97		SPHL	u <i>t t</i>				
84FF	210020	998	WC#3DE	LXI	H,′′			,	
4500		777 E	ekgd385	Push Push	H H	, ,		,	
(501		1901	*	PUSH	H H			-	
1512		1902		PUSH	K				
1583		1903	` 3	PUSH	H	,	•		
1514		1004	•	PUSH	H .	· •	٠,		
1515	E5	1005		PUSH	H				•
1516	E5	1006	••	PUSH	, H	•			
\$507		1807		DCR	r c .			4	
	C204FF	1008		JNZ	DKCD385		•		
	210000	1007		LXI	H, 9	-		·	
151E		1616		DAD	SP		•	٥	
150F		1011	•	XCHG	4			,	
#51#		1012		SPHL			•		
85 11 85 12		1013		E1 RET				•	
1312	L7	1814 1815		KEI		•	,		
15 13	DZAC		KCD390	OUT	VTACHCOL		CURSOR TO LEF	T. MADCTN	
15 15		1017	m=8374	IN	SWITCHI		Jumum 10 LEF	I IMPAR	
15 17		1019	1	IKA	SWIBALF			•	\
		1619		, RZ		•		•	1
8 519					/			•	
8519 851A	C38488	1026		. 145	MGD345/			•	
		1020 1021		. 146	MCD345/			•	
0 51A 0 51D	C30488	1821	KCD488	- OUT	VTACUCOL CURSTON		JINSERT LINE		

;DELETE LINE

FILE:	IEI	KUTNYT:	HUNTE		MENLE 1-1	'ACKAKI): B88;	Assembler	
LOCAT	IDN	OBJECT	CODE	LINE	SOUR	CE LIN	Æ		
ì	527	91		1827	•		SUB	C	
	528			1028			NOV	C,A	
. 15	529	38		1829			INR	C	
8	52A	BD		1030	BKGD485		DCR	C.	
· 0:	52B	CA8426		1031	•		JZ	BKGD310	
0:	5 2 E	CS		1132			PUSH	B	
		CD05F5		1133	ι		CALL .	BKGD492	
	532			1134			POP	. 3	
	533			1035			DCR	1	
	534			1136			PUSH	В	
		CD053C	•	1137			CALL	DKGD410	
	538			1038			POP	B	
8;	337	C3052A		1839 1848			JHP	_ DKGD485	
05	3C	6B			BKGD418		MOV	L,E	
0:	53D	62	-	1042	•		MOV	H, D	
		CD05F5		1143		•	CALL	BKGD492	`
8:	341	3A2003		1844			LDA	MAXCOL	
	544			1845			INR	A	
	545			1846			MOV	C,A	
	146				BKGD415		LDAX	D	
	547			1048			MOV	H,A	
	846			1849			INX	H	
	349			1050			INX	D	
	SAA LAD	C20546	•	1051 1052			DCR	BWCD41E	
	MB			1053)		JNZ Ret	BKGD415	
••	776	<i>u</i> ,		1454	(KEI		•
*		D34C			BKCD420		OUT	VTACHEOL	
		3A2014		1056			LDA	CURSROW	
	554			1057	•		HOŲ	B,A ′	
	55			1858			HOV	C,A	
		3A2882		1159	•		LDA	MAXROW	
	59			1860			SUB	B /	
	5A			1161			HOV	B _i A	
		14.		1862	5×05 455		INR	. B	
		05 ° CAU570	-		BKCD425	E+	DCR	BUCDATE	
	16E			1964 1965			JZ Push	BKCD435	
	i61			1166			MOV :	B,C	
		CD05F5		1167			CALL	DKGD492	
		C1		1068			POP	B	
	66			1069			INR	Č	•
	67			1878			PUSH	B	
	68		, f	1071	. 2		MOV	B,C	4
		CD053C		1072			CALL	BKCD410	,
· 45				1173	•		POP	B	•
		C3155C		1074	•		JIP	BKGD425	1
•		J • .		1175,		,,	1	•	
		DB48			DKGD435		IM	TACCRON	
-		F5 -		1177			PUSH	PSH . #	
		342111		1178			LIM!	LIRON	•
		134D		1179	•		OUT	VIACURON	\boldsymbol{v}
		CD145 6		1998			CALL	. SKC9316	
	77	fi `		1881			202	SCM	* . /

240.

LA LI UN	UBJECI	CUPE LIM	: SUURLE	LIRE		•
		1884	\		•	
≜ 57F	210486		BKGD440	· LXI	H,BKGD344	;TAB FORWARD
#582	# ·	1886		PUSH	Н) The Tanama
	210479	1087		LXI	H,BKGD340	•
9586		1888		PUSH	H .	1
	CD05DA	1089		CALL	DKGD462	
	D2059F		BKGD442	JHC	BKGD446	я .
158 0		1891		HOV	A,E	,
15BE		1092		DRA	A	•
. 158F	F20593	1093	3	. јр	BKGD444 .	•
1592	5A '	189	,	NOV	E,D	•
0593	DB49	1095	BKCD444	IN	VTACCCOL	
1595	BA	1896	6	CHP	5 D "	
	F2059F	1897		JP	» BKGD446	¢
1599		1898		MOV	A,D	
	D34C		BKGD445	OUT	VTACHCOL	; TAB TO NEXT STOP
1590		1100		POP	H	
659D		1101		POP	Н	a:
059E		1102		RET	_	•
059F			BKGD446	INR	D	
	CD15C7	1104		CALL	BKGD460	•
80A3	C3058A	1105	_	JMP	BKGD442	•
OF A (240408	1106		, 1 VT	u bych777	BACY TAD
	2104C5		PKGD450	LXI	H,BKGD373	;BACK TAB
85A9	2104BC	. 1108		· Push	H DVCD745	
USAD		1109 1110		LXI Push	H,BKGD365 H	
	CD05DA	1111		CALL	BKGD462	,
	D28585		BKGD452	JNC	BKGD454	• *
85B4		1113		HOV	E,D	• • •
15B5			BKGD454	INR	D,	· · · · · · · · · · · · · · · · · · ·
	DB49 ~	1115		IN	VTACCCOL	
. 9588		1116		CHP	D	'
r	C205C1	1117		JNZ	BKGD456	γ ,
85BC		1118		HOU	A,E	٠,
85 BD	B7	1419)	ORA	A	
15BE	F2059A	1120)	JP	BKGD445	~
05 01	CD05C7	1121	BKCD456	CALL	BKGD460	•
85 C4	C305B1	1122	?	JHP	BKGD452	
		1123				٠,,
05 07		_	BKGD460	inr	B	1.,
	C215E3	112		JNZ	BKGD466 -	1
* 15CB		1126		INX	H	
	3A2103	1127		LDA	MAXCOL	
85CF		1128		CMP	D	**
	F205E0	1129		. Jb	BKGD464	
1502		1130		POP	H	•
1504		1131		POP	H	
1505		1132		VON ABG	A,E	,
15De		1133		DRA	Α΄,	-
~3		1134		RP XTHL	•	,
	E3.	113	•	RET	1	·
0534	212 10 A	1136) Piggala	LXI	H, TABTABLE	1
	1 21200m 1100FF	113	•	IXI	D, COFFH	
	19928 Treasu) 	WI	3,-8	
TIE		110	المنظمة ،	#FF &		

```
FILE: TERMINAL: PYUAN
                           HENLETT-PACKARD ? 8085 Assembler
                                                                                                      Sat, 15.0ct 1983, 3:28
                                                                            241
LOCATION OBJECT CODE LINE
                                SOURCE LINE
     95E3 79
                       1141 BKGD466
                                           HOV
                                                     A,C
                       1142
     05E4 07
                                           RLC
                                           MOV
     85E5 4F
                       1143
                                                     C,A
     85E6 C7
                       1144
                                          RET
                       1145
     05E7 3A2182
                       1146 BKGD490
                                           LDA
                                                    /MAXROU
                                                                          scalculate physical rou
     85EA 36
                       1147
                                           INR
                                                     A
     6568 4F
                      1148
                                           MOV
                                                     Ć,A
                                                                         jenter with virtualrow in B
     05EC 3A2001
                      1149
                                           LDA
                                                     LDROW
                                                                          jexit with physical rew in A
     15EF- 3C
                       1150
                                           INR
     85F8 88
                       1151
                                           DDA,
                                           CHP
     05F1 B9
                       1152
     05F2 F8
                       1153
                                           RM
                      1154
                                           SUB
    85F3 91
                       1155
    "45F4 C9
                                           RET
                      1156
     05F5 CD05E7
                                           CALL
                      1157 BKGD492
                                                     BKGD490
                      1158 BKGD495
                                           RRC
     .05F8 GF
     85F9 4F
                      1159
                                           MOV
                                                     C,A
    05FA E680
                                           ANI
                                                     80H
                      1160
     05FC 5F
                      1161
                                           MOV
                                                     E,A
                                           MÓV
                                                     A,C
     85FD 79
                      1162
                                           ANI
     OSFE EGOF
                       1163
                                                     BFH-
     8680 F690
                      1164
                                           DØ I
                                                     VIDEORAH
     0602 57
                      1165
                                           ΜÓV
                                                     D,A
                                           RET
     8683 C9
                       1166
                      1167
                      1168
                      1169
                      1170
                      1171
                      1172
                      1173 *
                                           MODE 1 DECODE/BRANCH TABLE (interprets (ESC) prefixes)
                      1174
                      1175
                                                     CONDUD
    1614 22
                      1176 BRTBLHI
                                                                         ;UNLOCK KEYBOARD
                                           Dk
                                                   BXCD515
    8605 8697
                      1177
                                           DU
                                                                         LOCK KEYBOARD
    0607 23
                      1178
                                           DB
                                                     4
                                                     BKGD510
     1618 1695
                      1179
                                           DH
                                                     44
    868A 2A
                                           DB
                                                                         CLEAR SCREEN
                      1180
     969B 943D
                      1181
                                           DW
                                                     BKGD338
    661D 2B
                      1182
                                           DB
                                                     1+1
                                                                         CLEAR SCREEN
     860E 843D
                      1183
                                           DV
                                                     BKGD330
    0616 30
                      1184
                                           DB
                                                     101
                                                                         CLEAR ALL JABS
     8611 8277
                      1185
                                           DW
                                                     TABSCLR
                                                     11'
                                                                         SET TABSTOP
    9613 31
                                           DB
                      1186-
                                                     BKGD258
     0614 83BA
                      1187
                                           DN
                                                     121
                                           DB
                                                                         CLEAR TABSTOP
    9616 32
                      1188
                                                     BKGD260
    9617 $3C0
                      1189
                                           DN
                                          DB
                                                     '4'
                                                                         ;XHIT LINE FORMATED
    8619 34
                      1190
                                                     BKGD588
                                           M
     961A $37D
                      1191
    861C 35
                      1192
                                           DB
                                                     151,
                                                                         ;XHIT PAGE FORMATTED
                                                     BKGD587
     061D 0778
                      1193
                                           DW
                                           DB
                                                                         ;XMIT LINE TRANSPARENT
    861F 36
                      1194
                                                     16'
                                           DW
     6628 Q77F
                      1175
                                                     BKGD590
    1622 37
                                                                         ;XMIT PAGE TRANSPARENT
                      1196
```

BKGD595

1623 1783

1197

LOCATION	OBJECT CODE	LINE	SOURCE LINE		242
1625	7n	1198	· DB	. /g/	;ENTER MODE 2 ((ESC) = ROW position)
	0648	1199	Du	BKGD525	PARTER HORE E / CRARL HAM MATERIAL
1628		1200	DB	171	READ CURSOR POSITION
	96AE	1201	DW	BKGD540	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
962B		1212	DB	'E'	, INSERT LINE
	05 1D	1203	DĄ	BKGD408	/)
162E		1214.	DB	'C'	SENTER NODE 4 ((ESC) G - visual ATTRIBUTE set)
	86A6	1205	Di	BKCD530	
0631		1296	DB	. 'I'	; BACK TAB
	85A6 \	1207	DW	BKGD450	g so
8634	•	1208 `	DB	1 P 1	PRINT SCREEN TRANSPARÊNT
	16C8	1209	DW	BKGD550	
" . 1637		1210	DB	'Q'	; INSERT CHARACTER
•	8400	1211	DW.	BKGD290	*
863A		1212	DB	'R'	;DELETE LINE
	154F	1213	" DN	BKGD420	,
863D		1214	DB	'T'	; ERASE LINE (from CURSOR to end of line)
•		1215	DW	BKGD310	
6648		1216	DB	'W'	; DELETE, CHARACTER
	03E0	1217	" DN	BKGD280	,
1643		1218	DB	144	;ERASE PAGE (from CURSOR to end of screen)
	0440	1219	DW	BKGD335	- Au
8646	•	1220	DB	'Z'	;DISPLAY CONTROL
		1221	DW	BKGD585	,
8649		1222	DB	CONLBR	;ENTER MODE 5 ((ESC) [prefix interpreted)
	86A5	1223	Dy /	BKGD535	parisas mada a citado a pracar ances y actao
864C		1224	DE	CONLI	;TAB FORWARD ((ESC) i)
	057F	1225	DW	BKGD440	,
, 864F		1226	DB	CONLP	;PRINT SCREEN FORMATTED ((ESC) p)
	9666-	1227	DW	BKGD545	THE TOTAL CONTROL OF THE PARTY
0632		1228	DB	CONLQ	; INSERT HODE ON. ((ESC) q)
	9418	1229	DW	BKGD300	Samuelli inde dili i tador di
1655		1230	DB	CONLR	; INSERT HODE OFF ((ESC) r)
	041D	1231	DW	BKGD305	,
6658		1232	DB	CONLT	:ERASE LINE - from CURSOR to end of line ((ESC) t)
	34 26	1233	DW	BKGD310	•
665B		1234	DB	CONLY .	; ERASE PAGE - from CURSOR to end of screen ((ESC) y)
	9440	1235	DH	BKGD335	
	•,	1236	-	1	
		1237	<i>A</i>	,	
	•	1238 *	HODE &	DECODE/BRANCH	TABLE (normal interpret & display)
•		1239 *			******************************
•		1240		•	
065E	. 7 F	1241 BRT	BLMO DB	CONDEL	;SOUND BELL (ASCII "BEL" control character)
165F	8686	1242	DH	BKGD500'	,
8661	88	1243	DB	CONBS	;CURSOR LEFT (ASCII *BS*,Back Space)
1662	94BC	1244	· DW	BKGD365	
1664	09	1245	DB	CONHT	;TAB FORWARD (ASCII "HT",Herizental Tab - advance cur
	857F	1246	DM	BKGD440	
0667		1247	DB	CONLF	;CURSOR DOWN (ASCII "LF",Line Feed)
	8488	1248	DH	BKGD345	
966A	09	1249	· DB	CONVT	CURSOR UP (ASCII "VT", Vertical Tab - up line)
866E	84C7	1250	DU	BKGD375	•
1661	9C	1251	· DB	CONFF	;CURSOR RIGHT (ASCII "FF", Feed Ferward)
0 66E	1 1479	1252	DW	BKGD340	
9670	OD .	1253	DR	CONCR	;CURSOR TO LEFT MARGIN (ASCII "CR", Carriage Return)
	8513	1254	DH	BKGD390	•
					<i>,</i> • • • • • • • • • • • • • • • • • • •

HENLETT-PACKARD: 8885 Assenbler

	*		•	,
LOCATION DBJECT	CODE LINE) SOUR	CE LINE		
•	(-	•		
8673 BE	1255 (DB	CONSO	JUNLOCK KEYBOARD (ASCII "SO", Shift Out)
. 8674 8697 8676 8F	1256 1257	DB Dfi	· DKCD515 CONSI	HOCK MENDUADS (ACCUT META CALICA T-)
8677 8695	1258	DA Da	DKGD510	;LOCK KEYBOARD (ASCII "SI", Shift In)
8679 1A	1259	DB	CONSUB	;CLEAR SCREEN (ASCII "SUB", clear all te null)
867A 843D	1268	. M	DKGD330	JOSEPH SOMECH (MOSTI OND) CIRCL SIL 48 USIL)
867C 1B	1261	DB ,-	CONESC	JENTER MODE 1 ((ESC) prefix interpret)
867D 86A9	1262	- 34	DKCD520	Januar 11 1995 A
867F 1E	1263	DB	CONRS	;CURSOR TO TOP LEFT (ASCII "RS", cursor home)
0681 1435 S	1264	- DN	BKCD320	<i>"</i>
0682 1F	1265	DB	CONUS	;CURSOR TO LEFT MARGIN AND DOWN 1 (ASCII "US", new line)
- 8683 8485	1266	DH	BK GD343	
8685 BB -	1267	DB .	l i	END THIS TABLE
	1268			•
•	1269			•
	1278 ×		**************	
	1271 *		·	
. A.A. 5503	1272	~	01.77010	•
6686 DB23	1273 BKGD580	IN	SWITCH2	;BELL r
9688 E602	1274	ANI	SM2B50HZ	. 7
068A 3EE7	1275	_ HVI	A,CONBL5	
868C C20691	1276	JNZ .	BKGD501	
668F 3EE2	1277	. NVI	A, CONBL6	۲٠
0691 32203D	1278 BKGD501	STA	VERTBELL	•
8694 C9	1279	RET '		
869 5 8 680	1280 1281 BKGD510	MUT		*MEABUADD TOUR
0697 212007	1282 BKGD515	- LXÌ	B,ST1BKBDL	;KEYBOARD LOCK ;KEYBOARD UNLOCK
969A 7E	4007	WOA	H,STATUS1	JKETBUNKU UNLULK
869B E67F	1284	ANI	A, M .NT . STIBKBDL ·	•
, 892D B0	1285	ORA	B	.
969E 77	1286	MOV	н,а	
869F C9	1287	RET	11311	· ·
00 // 0 /	1288	VP.	• ,	•
16A0 78	1289 BKGD560	NOV	A,B	
06A1 D630	1290	SUI	, 0 ·	·
BEAS CO	1291	RNZ	, ,	~
06A4 3C	1292	INR	A	;(ESC) [0 PREFIX
06A5 3C	1293 BKGD535	INR	Ä	(ESC) [PREFIX INTERPRET (enter modes- HODE 5)
86A6 3C	1294 BKGD530	INR	. A	(ESC) G PREFIX (visual attribute set - enter MODE 4)
86A7 3E	4295 BKGD527	INR	A 0	(ESC) = ROW ADDRESS PREFIX
BEAR 3C	1296 BKGD525	a INR	A	;(ESC) = PREFIX (ROW position - enter HODE 2)
06A9 3C	1297 BKGD520	INR	A .	(CESC) PREFIX INTERPRET (enter MODE 1)
06AA 322089	1298 BKGD567	· STA	BKCHODE	·
SEAD C9	1299	RET		
	1300	•		
16AE F3	1301 BKGD540	DI	•	;SEND CURSOR
06AF 061B	1302	HVI	B, CONESC	•
06B1 CD024B	1303	CALL	TRANSHIT	;(ESC) · · ·
06B4 8659	1384	MVI 🦿	B, 'Y'	
●686 CD0248	1305	CALL	TRANSHIT	βY
06B9 3A2014	1306	LDA	CURSROW	, jia
OGBC CD024B	1387	CALL	TRANSHIT	jROW 32
OGBF DB49	130B	· IN	VTACCCOL	
06C1 CD0248	1309	~ CALL	TRANSHT1	;COLUNN+32
06C4 FB	1310	EI		
16C5 C9	1311	RET		* *

LOCATION OBJECT CODE LINE SOURCE LINE

			4	•
	1312		•	,
86C6 8 E84	1313 BKGD545	'NVI	C,STIB4MAT	PRINT SCREEN FORMATTED
06C8 3A2014 .	1314 DKCD550	LDA .	CURSROW"	&
66CB 47	1315	NOV "	B,A `	
86CC 1628	1316	HVI	D, STIDLPTR	
BACE DB49	1317	. IN	VTACCCOL	PRINT SCREEN TRANSPARENT
86D8 212005	1318 BKCD552	LXI	H,LPTCOLHN	
0603 77	1319	MOV	K,A	
86D4 2C	1320	IHR	L	
8635 78	1321	MOV	H,B	•
86D6 2C ,	1322	INR	L	4
0607 F3	1323	DI		· · · · · · · · · · · · · · · · · · ·
OLDE 7E'	1324	HOV	A,H	
06D9 E6F8	1325	ANI	.NT. (STIB4MAT+	ST1B4HXX)
09DB BS	1326	DRA	D .	
CODC B1	1327	.994	· C	•
06DD 77	1328	HOV	M,A	
OGDE FB	1329	EI,		•
96DF 76	1330 BKCD855	HLT	,	¡Wit" .
86E0 7E	1331	MOV	A,H	ymia
66E1 E63B	1332	ANI	STIBLPTR+STIBL	PTA+CT1BYMTT
06E3 C206DF	1333	JNZ -	BKGD555	, in Altabitat
BAEA CP	1334	RET	DKGD333	: DOME '
4000 07 ,	1335	KLI	×	· ·
86E7 78	1336 BKGD565	HOV .	A,B	•
06E8 D64D	1337	SUI	'H' ,	
OSEA CO	1338	RNZ	rı ,	,
•			•	AFORE (A M ROFFTY (
OPER 3D	1339	DCR	A	(ESC) (0 M PREFIX (maintenance - MODE 7)
OPEC CPOB	1340 BKGD585	ADI	8	(ESC) Z PREFIX (store control character - MODE 6
OPEE C30044	1341	JMP	BKGD567	; display control)
	1342		U \$464655	,
06F1 212009	1343 BKGD570	LXI	H,BKGHODE	
8/51 7/80	4744	MUT		
96F4 36D7	1344	HVI	H,7	
.06F6 78	1345	, MOV	A,B	•
.06F6 78 06F7 E640	1345 1346	VOM .	A,B 40H	OPERATING IN MAINTENANCE MODE
06F6 78 06F7 E640 06F9 D1	1345 1346 1347	MOV ANI POP	A,B 40H D	; OPERATING IN MAINTENANCE MODE
06F6 78 06F7 E640 06F9 D1 06FA 2E04	1345 1346 1347 1348	MOV ANI POP MVI	A,B 40H D L,SSNITCH1	; DPERATING IN MAINTENANCE MODE
06F6 78 06F7 E640 06F9 D1 06FA 2E04 06FC 78	1345 1346 1347 1348 1349	HOV ANI POP HVI MOV	A,B 40H D L,SSWITCH1 A,B	•
06F6 78 06F7 E640 06F9 D1 06FA 2E04 06FC 78 06FD C202E9	1345 1346 1347 1348 1349 1350	HOV ANI POP HVI HOV JNZ	A,B 40H D L,SSNITCH1 A,B BKGD185	;OPERATING IN MAINTENANCE MODE ;SIMULATE DAUD RATE, PARITY
06F6 78 06F7 E640 06F9 D1 06FA 2E04 06FC 78 06FD C202E9 0780 D5	1345 1346 1347 1348 1349 1359	MOV ANI POP MVI MOV JNZ PUSH	A,B 40H D L,SSHITCH1 A,B BKGD185 D	•
.06F6 78 06F7 E640 06F9 D1 06FA 2E04 06FC 78 06FD C202E9 0700 D5 0701 E607	1345 1346 1347 1348 1349 1350 1351	HOV ANI POP HVI HOV JHZ PUSH ANI	A,B 40H D L,SSWITCH1 A,B BKGD105 D 07H	SIMULATE BAUD RATE, PARITY
06F6 78 06F7 E640 06F9 D1 06FA 2E04 06FC 78 06FD C202E9 0780 D5	1345 1346 1347 1348 1349 1350 1351 1352 1353	MOV ANI POP MVI MOV JHZ PUSH ANI JZ	A,B 40H D L,SSHITCH1 A,B BKGD185 D	•
.06F6 78 06F7 E640 06F9 D1 06FA 2E04 06FC 78 06FD C202E9 0700 D5 0701 E607	1345 1346 1347 1348 1349 1350 1351	MOV ANI POP MVI MOV JNZ PUSH ANI JZ DCR	A,B 40H D L,SSWITCH1 A,B BKGD105 D 07H	SIMULATE BAUD RATE, PARITY
06F6 78 06F7 E640 06F9 D1 06FA 2E04 06FC 78 06FD C202E9 0700 D5 0701 E607 0703 CA06AA	1345 1346 1347 1348 1349 1350 1351 1352 1353	MOV ANI POP MVI MOV JHZ PUSH ANI JZ	A,B 40H D L,SSWITCH1 A,B BXGD105 D 07H BXGD567	;SIMULATE BAUD RATE, PARITY ;G: EXIT MAINTENANCE MODE
06F6 78 06F7 E640 06F9 D1 06FA 2E04 06FC 78 06FD C202E9 0700 D5 0701 E607 0703 CA06AA 0706 3D 0707 C20767	1345 1346 1347 1348 1349 1350 1351 1352 1353	MOV ANI POP MVI MOV JNZ PUSH ANI JZ DCR	A,B 48H D L,SSWITCH1 A,B BKGD185 D 97H BKGD567 A BKGD580	;SIMULATE BAUD RATE, PARITY ;G: EXIT MAINTENANCE MODE
86F6 78 86F7 E640 86F9 D1 86FA 2E84 86FC 78 86FD C202E9 8788 D5 8781 E687 8783 CA06AA 8786 3D 8767 C20767 8784 118800	1345 1346 1347 1348 1349 1350 1351 1352 1353 1354 1355	HOV ANI POP HVI MOV JNZ PUSH ANI JZ DCR JNZ LXI 4	A,B 49H D L,SSHITCH1 A,B BKGD185 D 67H BKGD567 A BKGD580 D,6	SIMULATE BAUD RATE, PARITY
86F6 78 86F7 E640 86F9 D1 86FA 2E84 86FC 78 86FD C282E9 8788 D5 8781 E687 8783 CA96AA 8786 3D 8787 C20767 878A 118800 878D 218888	1345 1346 1347 1348 1349 1350 1351 1352 1353 1354 1355 1356	MOV ANI POP HVI MOV JNZ PUSH ANI JZ DCR JNZ LXI 4	A,B 49H D L,SSNITCH1 A,B BKGD185 D 67H BKGD567 A BKGD580 D,6 H,0	;SIMULATE BAUD RATE, PARITY ;G: EXIT MAINTENANCE MODE
06F6 78 06F7 E640 06F9 D1 06FA 2E04 06FC 78 06FD C202E9 0700 D5 0701 E607 0703 CA06AA 0706 3D 0707 C20767 070A 110000 070D 210000 0710 CD0732	1345 1346 1347 1348 1349 1350 1351 1352 1353 1354 1355 1356 1357	MOV ANI POP NVI MGV JNZ PUSH ANI JZ DCR JNZ LXI LXI CALL	A,B 49H D L,SSNITCH1 A,B BKGD105 D 07H BKGD567 A BKGD580 D,0 H,0 CRCGEN	;SIMULATE BAUD RATE, PARITY ;G: EXIT MAINTENANCE MODE
86F6 78 86F7 E640 86F9 D1 86F8 2E84 86FC 78 86FD C202E9 8788 D5 8781 E687 8783 CA96AA 8786 3D 8787 C20767 878A 118800 878D 218800 8718 CB8732 8713 7C	1345 1346 1347 1348 1349 1350 1351 1352 1353 1354 1355 1356 1357 1358 DKGD575 1359	MOV ANI POP NVI MGV JNZ PUSH ANI JZ DCR JNZ LXI LXI CALL MOV	A,B 49H D L,SSNITCH1 A,B BKGD105 D 07H BKGD567 A BKGD580 D,0 H,0 CRCGEN A,H	;SIMULATE BAUD RATE, PARITY ;G: EXIT MAINTENANCE MODE
86F6 78 86F7 E640 86F9 D1 86F8 2E84 86FC 78 86FD C202E9 8788 D5 8781 E687 8783 CA86AA 8786 3D 8787 C20767 878A 118800 878D 218800 8718 CD8732 8713 7C 8714 FE88	1345 1346 1347 1348 1349 1350 1351 1352 1353 1354 1355 1356 1357 1358 DKGD575 1359	HOV ANI POP HVI HOV JHZ PUSH ANI JZ DCR JMZ LXI LXI CALL HOV CPI	A,B 48H D L,SSWITCH1 A,B BKGD105 D 07H BKGD567 A BKGD580 D,0 H,0 CRCGEN A,H 08H	;SIMULATE BAUD RATE, PARITY ;G: EXIT MAINTENANCE MODE
86F6 78 86F7 E640 86F9 D1 86F8 2E84 86FC 78 86FD C202E9 8788 D5 8781 E687 8783 CA86AA 8786 3D 8787 C20767 878A 118800 878D 218800 8718 CD8732 8718 7C 8714 FE88 8716 FA0710	1345 1346 1347 1348 1349 1350 1351 1352 1353 1354 1355 1356 1357 1358 DKGD575 1359 1368	HOV ANI POP HVI HOV JHZ PUSH ANI JZ DCR JMZ LXI LXI CALL HOV CPI JH	A,B 48H D L,SSWITCH1 A,B BKGD185 D 67H BKGD567 A BKGD580 D,8 H,0 CRCGEN A,H 68H BKGD575	;SIMULATE BAUD RATE, PARITY ;G: EXIT MAINTENANCE MODE
86F6 78 86F7 E640 86F9 D1 86FA 2E84 86FC 78 86FD C282E9 8788 D5 8781 E687 8783 CA86AA 8786 3D 8787 C28767 878A 118800 878A 118800 878A 218800 871B CD8732 8713 7C 8714 FE88 8716 FA8710 8719 78	1345 1346 1347 1348 1349 1350 1351 1352 1353 1354 1355 1356 1357 1358 DKGD575 1359 1360 1361	MOV ANI POP HVI MOV JNZ PUSH ANI JZ DCR JNZ LXI LXI CALL MOV CPI JN MOV	A,B 40H D L,SSWITCH1 A,B BXGD185 D 67H BXGD567 A BXGD580 D,6 H,0 CRCGEN A,H 88H BXGD575 A,E	;SIMULATE BAUD RATE, PARITY ;G: EXIT MAINTENANCE MODE
86F6 78 86F7 E640 86F9 D1 86FA 2E84 86FC 78 86FD C202E9 8788 D5 8781 E687 8783 CA06AA 8786 3D 8787 C20767 878A 110800 878A 110800 878A 110800 871B CD8732 8714 FE88 8716 FA0710 8719 78	1345 1346 1347 1348 1349 1350 1351 1352 1353 1354 1355 1356 1357 1358 DKGD575 1359 1360 1361 1362 1363	MOV ANI POP HVI MOV JNZ PUSH ANI JZ DCR JNZ LXI LXI CALL MOV CPI JN MOV CALL	A,B 48H D L,SSNITCH1 A,B BKGD185 D 67H BKGD567 A BKGD580 D,6 H,0 CRCGEN A,H 68H BKGD575 A,E TRANSNT3	;SIMULATE BAUD RATE, PARITY ;G: EXIT MAINTENANCE MODE
86F6 78 86F7 E640 86F9 D1 86F8 2E84 86FC 78 86FD C202E9 8708 D5 8701 E607 8703 CA06AA 8786 3D 8707 C20767 878A 110800 8718 CD8732 8714 FEB8 8716 FA0710 8714 FEB8 8716 FA0710 8714 CD8245 8710 7A	1345 1346 1347 1348 1349 1350 1351 1352 1353 1354 1355 1356 1357 1358 DKGD575 1359 1360 1361 1362 1363 1364	MOV ANI POP HVI MOV JNZ PUSH ANI JZ DCR JNZ LXI CALL HOV CPI JN MOV CALL HOV	A,B 49H D L,SSNITCH1 A,B BKGD185 D 67H BKGD567 A BKGD580 D,6 H,0 CRCGEN A,H 88H BKGD575 A,E TRANSMT3 A,D	;SIMULATE BAUD RATE, PARITY ;G: EXIT MAINTENANCE MODE
86F6 78 86F7 E640 86F9 D1 86F8 2E04 86FC 78 86FD C202E9 8708 D5 8701 E607 8703 CA06AA 8786 3D 8787 C20767 878A 110800 878D 210800 8718 CD8732 8716 FA0710 8716 FA0710 8716 FA0710 8716 CD8245 8716 CD8246	1345 1346 1347 1348 1349 1350 1351 1352 1353 1354 1355 1356 1357 1358 DKGD575 1358 1361 1362 1363 1364 1365	MOV ANI POP HVI MOV JNZ PUSH ANI JZ DCR JNZ LXI CALL MOV CPI JN MOV CALL MOV CALL	A,B 49H D L,SSNITCH1 A,B BKGD185 D 67H BKGD567 A BKGD580 D,6 H,0 CRCGEN A,H 88H BKGD575 A,E TRANSHT3 A,D TRANSHT0	;SIMULATE BAUD RATE, PARITY ;G: EXIT MAINTENANCE MODE
86F6 78 86F7 E640 86F9 D1 86F8 2E04 86FC 78 86FD C202E9 8708 D5 8701 E607 8703 CA06AA 8796 3D 8707 C20767 870A 110800 870D 210800 8718 CD8732 8716 FA0710 8719 78 8716 FA0710 8719 78 8716 CD9245 8717 78	1345 1346 1347 1348 1349 1350 1351 1352 1353 1354 1355 1356 1357 1358 DKGD575 1359 1360 1361 1362 1363 1364 1365 1365	HOV ANI POP HVI HOV JNZ PUSH ANI JZ DCR JNZ LXI CALL HOV CPI JN HOV CALL HOV CALL HOV CALL HOV CALL	A,B 49H D L,SSNITCH1 A,B BKGD185 D 67H BKGD567 A BKGD580 D,6 H,0 CRCGEN A,H 88H BKGD575 A,E TRANSMT3 A,D	;SIMULATE BAUD RATE, PARITY ;G: EXIT MAINTENANCE MODE
86F6 78 86F7 E640 86F9 D1 86F8 2E84 86FC 78 86FD C282E9 8788 D5 8781 E687 8783 CA96AA 8786 3D 8787 C28767 878A 118800 878D 21888 8716 CB8732 8714 FE88 8716 FA8710 8717 78 8718 CD8245 8718 CD8246	1345 1346 1347 1348 1349 1350 1351 1352 1353 1354 1355 1356 1357 1358 DKGD575 1358 1361 1362 1363 1364 1365	MOV ANI POP HVI MOV JNZ PUSH ANI JZ DCR JNZ LXI CALL MOV CPI JN MOV CALL MOV CALL	A,B 49H D L,SSNITCH1 A,B BKGD185 D 67H BKGD567 A BKGD580 D,6 H,0 CRCGEN A,H 88H BKGD575 A,E TRANSHT3 A,D TRANSHT0	;SIMULATE BAUD RATE, PARITY ;G: EXIT MAINTENANCE MODE

CATION	OBJECT CO	DE LINE	SOURCE	LINE	``
8724		1369		ANI	. ' 03 H
1726			DKCD579	HOV	E,A
° 8727		1371		MOV	A,D
9728- 9729		1372 1373	Ť	RRC RRC	٠.
872A		1374		ANI	3 9 H
872C		1375		ORA	E
	CD8248		EKED578	CALL	TRANSHTI
1731	FB ·	1377		EI	
1731	C9	1378		RET	
		1379			
1732	_		CRCCEN	MOV	A,H
0733		1381		RRC	. 660
8734 8736		1 38 2 1 38 3		ani Xra	. В ЭН Н
\$737		1384		MOV	D,A
9738		1385		MOV	A,D .
1739		1386		RAL	11,5
² 873A	AB	1387		XRA	В
873B		1388	-	MOV	B,A ´
• 673C		1389	•	MOV ",	A,D
873D		1390	•	RRC	,
173E	-	1391		RRC	
873F		1392		MOV	C,A
8748		1393	,	RRC	:
• 8741 8742		1394 1395	·	rrc Ani	OF DH
8744		1396		XRA	B C
8745		1397		NOV	B,A
1746		1398		MOV	A,C
8747	E680	1399		ANI	80H -
8749		1400		XRA	В .
874A		1401	•	NOV.	. B,A
8748 ¹⁸		1462		MOV	. E,A
874C		- 1403 1404		ani Xra	7 FH * * B
074E :		1405		HOV	B,A
8758 S		1486		HOV	A,E
1751		1487		RLC	,- ,
1752	-	1498		ANI	91H ,
8754	BA	1489		XRA	B
1755		1410		HOV	B,A
1756		1411		HOV	Ñ,E
8757		1412		RRC	. .
8758		, 1413		RRC RRC	
8759 8754		1414 1415		RRC	*
175B		1416	•	MOV	_ C,A
175C		1417	•	XRA	B
175D		1418	• •	MOU	B,A
175E		1419		, MOA	- A,C
175F		1420	•	RRC	.
1761		1421	•	ANI	9 0 H
A762		1422	,	XRA	B E in
1763		1423		VON	E;D
1764 : 1765 :		1424	•	MOV Inx	D,A H
4/8 3 /	E9 '	1425	, •	/ \$EV :	

;2: read switches

	BJECT CODE			
0766 C	9	1426 1427	RET	
1767 3	D C	1428 BKCD580	DCR	, A
176B		1429	JNZ	DKGD680
176B I		1436	IN.	SWITCHI
176D :		1431	HOV	D,A
176E C		1432	CALL	TRANSHT3
1771		1433	· IN ANI	SWITCH2 OFH
1773 E		1434 1435	2Nb	DKCD579
1//3 1	31 /20	1436	318	Mana,
1778	EB4 >	1437 BKCD587	MUI	C,ST1B4MAT
	31783	1438	1HP	BKCD595
177D		1439 BKGD588 💉	HVI	C,ST1B4MAT
877F 3	M2014	1440 BKGD590	LDA	CURSROW
1782		1441	MOV	B,A
8783		1442 BKGD595	MVI	D,ST1BXHIT
1785		1443	XRA	A
8786 (2306D0	1444 1445	JHP	BKGD552
8789 2		1446 SCRCRC	LXI	H,SCRATCH
67BC 1		1447	LXI	D, 0
978F (1448 SCRCRC1	CALL	CRCGEN
8792 T		1449	MOV *	A,L´,
8793 1 8794 1		1450 1451 a	DRA Jnz	A SCRCRC1
6797		1452	RET	· 4
8798 3	Sd	1453 1454 BKGD600	DCR	A
8799		1455	JNZ	BKGD567
879C 1		, 1456	DI	· &
879D		1457	LXI .	SP , FREEDRAM+48
87A8		1,458	CALL	SCRCRC'
87A3		1459	DCR	H
87A4		1460	PUSH	D
97A5		1461	HOV	D,L
87A6		1462 BKGD605	MOV	A,L
87A7		1463	, RRC RRC	
97A8 87A9		1464 1465	RRC	. *
878A		1466	RRC	
87AB		1467	XRA	И
87AC		1468	MOV	H,A
STAD .		1469	INR	L
E7AE	C207A6	1470	JNZ	DKGD685
67B1		1471 BKGD618	MOV	A,M
173 2		1472	CNA	
67B3		1473	MOV	, H ,A
₹7B4		1474	CMP	M Duchite
	CAB7BA	1475	JZ Mut	BKGD615
07B8		1476	MVI	D,1 . L
87BA		1477 BKGD615 1478	inr Jnz	DKGD614
07BE	C207B1	1479 BKGD620	NOV	A,L
87BF		1480	RRC	,
8700		1481	RRC	,
B/1.				

TRANSHIT PAGE FORMATTED

FRANSHIT LINE FORHATTED TRANSHIT LINE TRANSPARENT

" ;TRANSHIT PAGE TRANSPARENT

jany other exits j3: perform SCRATCHPAD tests

		• .	. •		•	•
LDCAT10N	DBJECT CODE	LINE SOURCE	LINE "	· ·		٠ ٠.
				-	•	
07C2	SF	1483	RRC		•	
67C3	2 F	1484	CHA		•	
87C4	AE '	1485	XRA	K		
17C5		1486	MOV	H,A	•	
· 17C6		1487	INR	Ĺ	•	
	C2179E	1488	JNZ	DKCD620	•	
U7CA		1489	MOV	A,D	,	
87CB		1498	DRA	A	•	•
	C217M	1491	JNZ	DKGD625		
	CD4789	1492	CALL '	SCRORC		
					The state of the s	
67 0 2		1493 /	POP	H	•	•
67D3		1494	NOV	A,E	,	
1794		1495	CHP	i.	<i>'</i>	
	C2070A	1494	JNZ	INGD625		•
1798		1497	NOV .	A,D	•	
17D 9	BC	1498	CHP	Н.		
17DA	3E 11	1499 BKGD625	MVI	6,11H		
87DC	312031	1500	LXI	SP,STACKEND-2		
170F	C2072D	1591	JNZ	BXCD578	•	
17E2	3D .	1502	DCR	•	, >	
17E3	C3072D	1503	JWP	BKGD578		
•		1504		•		
		1505		r	•	
		1506 t			++++++++++++++++++++++++++++++++++++++	
		1507 *				
		1518		•	•	
		AGTO				
		1500			•	
		1509	nec	36604		
		1510	ORG	2490H		
	- (0000)	1510 1511 <u> </u>		2000H	DEES BAN DODATOURAS	
	(2000)	1510 1511 1512 SCRATCH	EQU	2000H	;8155 RAH, SCRATCHPAD	
2006	(2000)	1510 1511 1512 SCRATCH 1513 SCRB251A	EQU Ds	2000H \$ 1	;8251A CONHAN REGISTER INAGE	No.
2001	•	1510 1511 1512 SCRATCH 1513 SCRB251A 1514 LDROW	EQU DS DS	2000H \$ 1	;8251A COMMAN REGISTER IMAGE ;VTACCR6 IMAGE (LAST DISPLAYED DATA RE]W)
2001 2002	•	1510 1511 1512 SCRATCH 1513 SCR8251A 1514 LDROW 1515 MAXROW	EQU DS DS DS	2000H \$ 1 1	;8251A COMMAN REGISTER IMAGE ;UTACCR6 IMAGE (LAST DISPLAYED DATA RE ;MAXIMUM ROW COUNT]W)
2001 2002 2003	•	1510 1511 1512 SCRATCH 1513 SCRB251A 1514 LDROW 1515 MAXROW 1516 MAXCOL	EQU DS DS DS DS	2000H \$ 1 1 1	;8251A COMMAN REGISTER IMAGE ;UTACCR6 IMAGE (LAST DISPLAYED DATA RE ;MAXIMUM ROW COUNT ;MAXIMUM COLUMN COUNT	3W)
2001 2002 2003 2004	· •	1510 1511 1512 SCRATCH 1513 SCRB251A 1514 LDROW 1515 MAXROW 1516 MAXCOL 1517 SSWITCH1	EQU DS DS DS DS	2000H \$ 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	;8251A COMMAN REGISTER IMAGE ;VTACCR6 IMAGE (LAST DISPLAYED DATA RE ;MAXINUM ROW COUNT ;MAXINUM COLUMN COUNT ;SWITCH1 IMAGE	3W) •
2001 2002 2003 2004 2005	,	1510 1511 1512 SCRATCH 1513 SCRB251A 1514 LDROW 1515 MAXROW 1516 MAXCOL 1517 SSWITCH1 1518 LPTCOLMN	EQU DS DS DS DS DS	2000H \$ 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	;8251A COMMAN REGISTER IMAGE ;VTACCR6 IMAGE (LAST DISPLAYED DATA RE ;MAXIMUM ROW COUNT ;MAXIMUM COLUMN COUNT ;SWITCH1 IMAGE ;LOCAL PRINT COLUMN POINTER	3W) <i>P</i>
2001 2002 2003 2004 2005 2006	· •	1510 1511 1512 SCRATCH 1513 SCR8251A 1514 LDROW 1515 MAXROW 1516 MAXCOL 1517 SSWITCH1 1518 LPTCOLMN 1519 LPTROW	EQU DS DS DS DS DS DS	\$ 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	;8251A COMMAN REGISTER IMAGE ;VTACCR6 IMAGE (LAST DISPLAYED DATA RE ;MAXIMUM ROW COUNT ;MAXIMUM COLUMN COUNT ;SWITCH1 IMAGE ;LOCAL PRINT COLUMN POINTER ;LOCAL PRINT ROW POINTER	3W)
2001 2002 2003 2004 2005	· •	1510 1511 1512 SCRATCH 1513 SCRB251A 1514 LDROW 1515 MAXROW 1516 MAXCOL 1517 SSWITCH1 1518 LPTCOLMN	EQU DS DS DS DS DS DS	\$ 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	;8251A COMMAN REGISTER IMAGE ;VTACCR6 IMAGE (LAST DISPLAYED DATA RE ;MAXIMUM ROW COUNT ;MAXIMUM COLUMN COUNT ;SWITCH1 IMAGE ;LOCAL PRINT COLUMN POINTER ;LOCAL PRINT ROW POINTER ;GENERAL STATUS	3W) /
2001 2002 2003 2004 2005 2006		1510 1511 1512 SCRATCH 1513 SCR8251A 1514 LDROW 1515 MAXROW 1516 MAXCOL 1517 SSWITCH1 1518 LPTCOLMN 1519 LPTROW	EQU DS DS DS DS DS DS	\$ 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	;8251A COMMAN REGISTER IMAGE ;UTACCR6 IMAGE (LAST DISPLAYED DATA RE ;MAXINUM ROW COUNT ;MAXINUM COLUMN COUNT ;SWITCH1 IMAGE ;LOCAL PRINT COLUMN POINTER ;LOCAL PRINT ROW POINTER ;GENERAL STATUS ;KEYBOARD LOCK	3W) /
2001 2002 2003 2004 2005 2006	, (0080)	1510 1511 1512 SCRATCH 1513 SCRB251A 1514 LDROW 1515 MAXROW 1516 MAXCOL 1517 SSWITCH1 1518 LPTCOLMN 1519 LPTROW 1528 STATUS1	EQU DS DS DS DS DS DS	\$ 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	;8251A COMMAN REGISTER IMAGE ;VTACCR6 IMAGE (LAST DISPLAYED DATA RE ;MAXINUH ROW COUNT ;MAXINUH COLUMN COUNT ;SWITCH1 IMAGE ;LOCAL PRINT COLUMN POINTER ;LOCAL PRINT ROW POINTER ;GENERAL STATUS ;KEYDOARD LOCK ;INSERT CHARACTER MODE	3 4)
2001 2002 2003 2004 2005 2006	(4088) (8048)	1510 1511 1512 SCRATCH 1513 SCR8251A 1513 SCR8251A 1514 LDROW 1515 HAXROW 1516 MAXCOL 1517 SSWITCH1 1518 LPTCOLMN 1519 LPTROW 1528 STATUS1 1521 STIBKBDL	EQU DS DS DS DS DS DS DS	\$ 1 1 1 1 1 1 1 1 1 1 BBH	;8251A COMMAN REGISTER IMAGE ;UTACCR6 IMAGE (LAST DISPLAYED DATA RE ;MAXINUM ROW COUNT ;MAXINUM COLUMN COUNT ;SWITCH1 IMAGE ;LOCAL PRINT COLUMN POINTER ;LOCAL PRINT ROW POINTER ;GENERAL STATUS ;KEYBOARD LOCK	3 41)
2001 2002 2003 2004 2005 2006	(0088) (0040) (0020)	1510 1511 1512 SCRATCH 1513 SCR8251A 1513 SCR8251A 1514 LDROW 1515 MAXROW 1516 MAXCOL 1517 SSWITCH1 1518 LPTCOLMN 1519 LPTROW 1529 STATUS1 1521 STIBKBDL 1522 STIBINSH 1523 STIBLPTR	EQU DS DS DS DS DS DS EQU EQU	\$ 1 1 1 1 1 1 1 1 1 1 1 0 0 0 0 0 0 0 0	;8251A COMMAN REGISTER IMAGE ;VTACCR6 IMAGE (LAST DISPLAYED DATA RE ;MAXINUH ROW COUNT ;MAXINUH COLUMN COUNT ;SWITCH1 IMAGE ;LOCAL PRINT COLUMN POINTER ;LOCAL PRINT ROW POINTER ;GENERAL STATUS ;KEYDOARD LOCK ;INSERT CHARACTER MODE	3 W)
2001 2002 2003 2004 2005 2006	(4098) (4098) (4098) (4092) (4010)	1510 1511 1512 SCRATCH 1513 SCR8251A 1514 LDROW 1515 MAXROW 1516 MAXCOL 1517 SSWITCH1 1518 LPTCOLMN 1519 LPTROW 1529 STATUS1 1521 STIBKBDL 1522 STIBINSH 1523 STIBLPTR	EQU DS DS DS DS DS EQU EQU EQU EQU	\$ 1 1 1 1 1 1 1 1 1 08H 49H 20H	;8251A COMMAN REGISTER IMAGE ;VTACCR6 IMAGE (LAST DISPLAYED DATA RE ;MAXIMUM ROW COUNT ;MAXIMUM COLUMN COUNT ;SWITCH1 IMAGE ;LOCAL PRINT COLUMN POINTER ;LOCAL PRINT ROW POINTER ;GENERAL STATUS ;MEYDOARD LOCK ;INSERT CHARACTER MODE ;LOCAL PRINT TRICGER	3 W)
2001 2002 2003 2004 2005 2006	(8088) (8048) (8020) (8018) (8008)	1510 1511 1512 SCRATCH 1513 SCR8251A 1514 LDROW 1515 NAXROW 1516 NAXCOL 1517 SSWITCH1 1518 LPTCOLMN 1519 LPTROW 1528 STATUS1 1521 STIBKBDL 1522 STIBINSK 1523 STIBLPTR 1524 STIBLPTA 1525 STIBKMIT	EQU DS DS DS DS DS EQU EQU EQU EQU	\$ 1 1 1 1 1 1 1 1 1 1 1 2 0 0 0 0 0 0 0 0	38251A COMMAN REGISTER IMAGE 3VTACCR6 IMAGE (LAST DISPLAYED DATA RE 3MAXIMUM ROW COUNT 3MAXIMUM COLUMN COUNT 3SMITCH1 IMAGE 3LOCAL PRINT COLUMN POINTER 3CENERAL STATUS 3MEYBOARD LOCK 3INSERT CHARACTER MODE 3LOCAL PRINT TRIGGER 3LOCAL PRINT ACTIVE 3BLOCK TRANSMIT FLAG	3 W)
2001 2002 2003 2004 2005 2006	(0086) (0046) (0020) (0010) (0008) (0004)	1510 1511 1512 SCRATCH 1513 SCRB251A 1514 LDROW 1515 HAXROW 1516 HAXCOL 1517 SSWITCH1 1518 LPTCOLMN 1519 LPTROW 1520 STATUS1 1521 STIBKBDL 1522 STIBINSH 1523 STIBLPTR 1524 STIBLPTA 1525 STIBKMIT 1526 STIBMAT	EQU DS DS DS DS DS EQU EQU EQU EQU EQU EQU	\$ 1 1 1 1 1 1 1 1 1 1 08H 49H 20H 10H 9BH	;8251A COMMAN REGISTER IMAGE ;VTACCR6 IMAGE (LAST DISPLAYED DATA RE ;MAXIMUM ROW COUNT ;MAXIMUM COLUMN COUNT ;SWITCH1 IMAGE ;LOCAL PRINT COLUMN POINTER ;GENERAL STATUS ;MEYDOARD LOCK ;INSERT CHARACTER MODE ;LOCAL PRINT TRIGGER ;LOCAL PRINT ACTIVE ;BLOCAL PRINT ACTIVE ;BLOCAL PRINT ACTIVE ;FORMATTED OUTPUT FLAG	3 W)
2901 2002 2003 2004 2005 2007	(0086) (0046) (0020) (0010) (0008) (0004)	1510 1511 1512 SCRATCH 1513 SCRB251A 1514 LDROW 1515 HAXROW 1516 HAXCOL 1517 SSWITCH1 1518 LPTCOLMN 1519 LPTROW 1528 STATUS1 1521 STIBKBDL 1522 STIBINSH 1523 STIBLPTR 1524 STIBLPTR 1525 STIBKHIT 1526 STIBAHAT 1527 STIBAHXX	EQU DS DS DS DS DS EQU EQU EQU EQU EQU EQU EQU	\$ 1 1 1 1 1 1 1 1 1 1 088H 49H 20H 10H 0BH 04H	38251A COMMAN REGISTER IMAGE 3 VTACCR6 IMAGE (LAST DISPLAYED DATA RE 3 MAXIMUM ROW COUNT 3 MAXIMUM COLUMN COUNT 3 SMITCH1 IMAGE 3 LOCAL PRINT COLUMN POINTER 3 GENERAL STATUS 3 KEYDOARD LOCK 3 INSERT CHARACTER HODE 3 LOCAL PRINT TRIGGER 3 LOCAL PRINT ACTIVE 3 BLOCK TRANSMIT FLAG 3 FORMAT SEND STAE COUNTER	3 W)
2001 2002 2003 2004 2005 2006	(0008) (0040) (0020) (0010) (0008) (0004) (0003)	1510 1511 1512 SCRATCH 1513 SCRB251A 1514 LDROW 1515 HAXROW 1516 HAXCOL 1517 SSWITCH1 1518 LPTCOLMN 1519 LPTROW 1529 STATUS1 1521 STIBKBDL 1522 STIBINSH 1523 STIBLPTR 1524 STIBLPTR 1524 STIBLPTA 1525 STIBXMIT 1526 STIBAMAT 1527 STIBAMAX 1528 STATUS2	EQU DS DS DS DS DS EQU EQU EQU EQU EQU EQU EQU DS	\$ 1 1 1 1 1 1 1 1 1 1 0 0 0 0 0 0 0 0 0	38251A COMMAN REGISTER IMAGE 3 VTACCR6 IMAGE (LAST DISPLAYED DATA RE 3 MAXIMUM ROW COUNT 3 MAXIMUM COLUMN COUNT 3 SMITCH1 IMAGE 3 LOCAL PRINT COLUMN POINTER 3 GENERAL STATUS 3 KEYDOARD LOCK 3 INSERT CHARACTER HODE 3 LOCAL PRINT TRIGGER 3 LOCAL PRINT TRIGGER 3 LOCAL PRINT ACTIVE 3 BLOCK TRANSMIT FLAG 3 FORMAT SEND STAE COUNTER 3 GENERAL STATUS 2	3 4)
2001 2002 2003 2004 2005 2007	(0008) (0040) (0020) (0010) (0008) (0004) (0003)	1510 1511 1512 SCRATCH 1513 SCR8251A 1514 LDROW 1515 MAXROW 1516 MAXCOL 1517 SSWITCH1 1518 LPTCOLMN 1529 STATUS1 1521 STIBKBDL 1522 STIBIMSM 1523 STIBLPTR 1524 STIBLPTR 1525 STIBAMAT 1526 STIBAMAT 1527 STIBAMAX 1528 STATUS2 1529 ST2BFETH	EQU DS DS DS DS DS EQU EQU EQU EQU EQU DS EQU DS EQU	\$ 1 1 1 1 1 1 1 1 1 1 1 1 080H 49H 20H 10H 0BH 04H 03H	;8251A COMMAN REGISTER IMAGE ;VTACCR6 IMAGE (LAST DISPLAYED DATA RE ;MAXIMUM ROW COUNT ;MAXIMUM COLUMN COUNT ;SWITCH1 IMAGE ;LOCAL PRINT COLUMN POINTER ;LOCAL PRINT ROM POINTER ;GENERAL STATUS ;MEYBOARD LOCK ;INSERT CHARACTER MODE ;LOCAL PRINT TRIGGER ;LOCAL PRINT TRIGGER ;LOCAL PRINT ACTIVE ;BLOCK TRANSMIT FLAG ;FORMATTED OUTPUT FLAG ;FORMATTED OUTPUT FLAG ;FORMAT SEND STAE COUNTER ;GENERAL STATUS 2 ;FRONT-END TRANSPARENCY MODE	3W)
2001 2002 2003 2004 2005 2007	(0008) (0040) (0020) (0010) (0008) (0004) (0003)	1510 1511 1512 SCRATCH 1513 SCR8251A 1514 LDROW 1515 MAXROW 1516 MAXCOL 1517 SSWITCH1 1518 LPTCOLMN 1519 LPTROW 1520 STATUS1 1521 STIBKBDL 1522 STIBINSH 1523 STIBLPTR 1524 STIBLPTR 1525 STIBAMAT 1526 STIBAMAT 1527 STIBAMXX 1528 STATUS2 1529 ST2BFETH 1530 BKGHODE	EQU DS DS DS DS DS EQU EQU EQU EQU EQU EQU EQU DS	\$ 1 1 1 1 1 1 1 1 1 1 0 0 0 0 0 0 0 0 0	38251A COMMAN REGISTER IMAGE 3 VTACCR6 IMAGE (LAST DISPLAYED DATA RE 3 MAXIMUM ROW COUNT 3 MAXIMUM COLUMN COUNT 3 SMITCH1 IMAGE 3 LOCAL PRINT COLUMN POINTER 3 GENERAL STATUS 3 KEYDOARD LOCK 3 INSERT CHARACTER HODE 3 LOCAL PRINT TRIGGER 3 LOCAL PRINT TRIGGER 3 LOCAL PRINT ACTIVE 3 BLOCK TRANSMIT FLAG 3 FORMAT SEND STAE COUNTER 3 GENERAL STATUS 2	3W)
2001 2002 2003 2004 2005 2007	(0008) (0040) (0020) (0010) (0008) (0004) (0003)	1510 1511 1512 SCRATCH 1513 SCRB251A 1514 LDROW 1515 MAXROW 1516 MAXCOL 1517 SSWITCH1 1518 LPTCOLMN 1519 LPTROW 1520 STATUS1 1521 STIBKBDL 1522 STIBINSH 1523 STIBLPTR 1524 STIBLPTA 1525 STIBAMAT 1527 STIBAMAT 1527 STIBAMAX 1528 STATUS2 1529 ST2BFETH 1530 BKGHODE 1531	EQU DS DS DS DS DS EQU EQU EQU EQU EQU DS EQU DS	\$ 1 1 1 1 1 1 1 1 1 1 1 1 080H 49H 20H 10H 0BH 04H 03H	38251A COMMAN REGISTER IMAGE 3VTACCR6 IMAGE (LAST DISPLAYED DATA RE 3MAXIMUM ROW COUNT 3MAXIMUM COLUMN COUNT 3SMITCH1 IMAGE 3LOCAL PRINT COLUMN POINTER 3CENERAL STATUS 3KEYDOARD LOCK 3INSERT CHARACTER MODE 3LOCAL PRINT TRIGGER 3LOCAL PRINT TRIGGER 3LOCAL PRINT ACTIVE 3BLOCK TRANSMIT FLAG 3FORMAT SEND STAE COUNTER 3CENERAL STATUS 2 3FRONT-END TRANSPARENCY MODE 3DISPLAY DECODE MODE	3W)
2001 2002 2003 2004 2005 2007	(0008) (0040) (0020) (0010) (0008) (0004) (0003)	1510 1511 1512 SCRATCH 1513 SCRB251A 1514 LDROW 1515 HAXROW 1516 HAXCOL 1517 SSWITCH1 1518 LPTCOLMN 1519 LPTROW 1520 STATUS1 1521 STIBKBDL 1522 STIBINSH 1523 STIBLPTR 1524 STIBLPTA 1525 STIBAMAT 1526 STIBAMAT 1527 STIBAMAX 1528 STATUS2 1529 ST2BFETH 1530 DKGHODE 1531	EQU DS DS DS DS DS EQU EQU EQU EQU EQU DS EQU DS	\$ 1 1 1 1 1 1 1 1 1 1 1 1 080H 49H 20H 10H 0BH 04H 03H	38251A COMMAN REGISTER IMAGE 3 VTACCR6 IMAGE (LAST DISPLAYED DATA RE 3 MAXIMUM ROW COUNT 3 MAXIMUM COLUMN COUNT 3 SMITCH1 IMAGE 3 LOCAL PRINT COLUMN POINTER 3 GENERAL STATUS 3 KEYDGARD LOCK 3 INSERT CHARACTER MODE 3 LOCAL PRINT TRIGGER 3 LOCAL PRINT ACTIVE 3 DLOCK TRANSMIT FLAG 3 FORMATTED OUTPUT FLAG 3 FORMAT SEND STAE COUNTER 3 GENERAL STATUS 2 3 FRONT-END TRANSPARENCY MODE 3 DISPLAY DECODE MODE	3W)
2001 2002 2003 2004 2005 2007	(0008) (0040) (0020) (0010) (0008) (0004) (0003)	1510 1511 1512 SCRATCH 1513 SCRB251A 1514 LDROW 1515 HAXROW 1516 HAXCOL 1517 SSWITCH1 1518 LPTCOLMN 1519 LPTROW 1520 STATUS1 1521 STIBKBDL 1522 STIBINSM 1523 STIBLPTR 1524 STIBLPTR 1525 STIBAMAT 1527 STIBAMAT 1527 STIBAMAX 1528 STATUS2 1529 ST2BFETH 1530 DKCHODE 1531 1532 # 1533 #	EQU DS DS DS DS DS EQU EQU EQU EQU EQU EQU DS EQU DS EQU DS	\$ 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	;8251A COMMAN REGISTER IMAGE ;VTACCR6 IMAGE (LAST DISPLAYED DATA RE ;MAXIMUM ROW COUNT ;MAXIMUM COLUMN COUNT ;SWITCH1 IMAGE ;LOCAL PRINT COLUMN POINTER ;GENERAL STATUS ;MEYDOARD LOCK ;INSERT CHARACTER MODE ;LOCAL PRINT TRIGGER ;LOCAL PRINT ACTIVE ;BLOCK TRANSMIT FLAG ;FORMATTED OUTPUT FLAG ;FORMAT SEND STAE COUNTER ;GENERAL STATUS 2 ;FRONT-END TRANSPARENCY MODE ;DISPLAY DECODE MODE ;MORMAL INTERPRET AND DISPLAY ; (ESC) PREFIXED INTERPRET	3W)
2001 2002 2003 2004 2005 2007	(0008) (0040) (0020) (0010) (0008) (0004) (0003)	1510 1511 1512 SCRATCH 1513 SCRB251A 1514 LDROW 1515 HAXROW 1516 HAXCOL 1517 SSWITCH1 1518 LPTCOLMN 1519 LPTROW 1528 STATUS1 1521 STIBKBDL 1522 STIBINSH 1523 STIBLPTR 1524 STIBLPTR 1524 STIBLPTR 1525 STIBAMAT 1527 STIBAMAT 1527 STIBAMAT 1528 STATUS2 1529 ST2BFETH 1530 DKCHODE 1531 1532 # 1533 #	EQU DS DS DS DS DS DS EQU EQU EQU EQU DS EQU DS MODE MODE	\$ 1 1 1 1 1 1 1 1 1 1 1 1 080H 49H 20H 10H 0BH 04H 03H	;8251A COMMAN REGISTER IMAGE ;VTACCR6 IMAGE (LAST DISPLAYED DATA RE ;MAXIMUM ROW COUNT ;MAXIMUM COLUMN COUNT ;SWITCH1 IMAGE ;LOCAL PRINT COLUMN POINTER ;LOCAL PRINT ROW POINTER ;GENERAL STATUS ;MEYDOARD LOCK ;INSERT CHARACTER MODE ;LOCAL PRINT TRICGER ;LOCAL PRINT ACTIVE ;BLOCAL PRINT ACTIVE ;BLOCAL PRINT ACTIVE ;BLOCAL PRINT ACTIVE ;FORMATTED OUTPUT FLAG ;FORMAT SEND STAE COUNTER ;GENERAL STATUS 2 ;FRONT-END TRANSPARENCY MODE ;DISPLAY DECODE MODE ;MORMAL INTERPRET AND DISPLAY ; (ESC.) PREFIXED INTERPRET ; (ESC.) = ROW POSITION	3W)
2001 2002 2003 2004 2005 2007	(0008) (0040) (0020) (0010) (0008) (0004) (0003)	1510 1511 1512 SCRATCH 1513 SCR8251A 1514 LDROW 1515 HAXROW 1516 HAXCOL 1517 SSWITCH1 1518 LPTCOLMN 1519 LPTROW 1529 STATUS1 1521 STIBKBDL 1522 STIBINSH 1523 STIBLPTR 1524 STIBLPTR 1525 STIBXMIT 1526 STIBAMAT 1527 STIBAMAT 1527 STIBAMAX 1528 STATUS2 1529 ST2BFETH 1530 BKCHODE 1531 1532 # 1533 # 1534 # 1535 #	EQU DS DS DS DS DS EQU EQU EQU EQU EQU EQU DS MODE MODE MODE	\$ 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	;8251A COMMAN REGISTER IMAGE ;VTACCR6 IMAGE (LAST DISPLAYED DATA RE ;MAXIMUM ROW COUNT ;MAXIMUM COLUMN COUNT ;SWITCH1 IMAGE ;LOCAL PRINT COLUMN POINTER ;CENERAL STATUS ;KEYDOARD LOCK ;INSERT CHARACTER MODE ;LOCAL PRINT TRICGER ;LOCAL PRINT TRICGER ;LOCAL PRINT ACTIVE ;BLOCX TRANSMIT FLAG ;FORMATED OUTPUT FLAG ;FORMATED TRANSPARENCY MODE ;DISPLAY DECODE MODE ;MORNAL INTERPRET AND DISPLAY ;(ESC) = ROM POSITION ;(ESC) = COLUMN POSITION	3W)
2001 2002 2003 2004 2005 2007	(0008) (0040) (0020) (0010) (0008) (0004) (0003)	1510 1511 1512 SCRATCH 1513 SCRB251A 1514 LDROW 1515 MAXROW 1516 MAXCOL 1517 SSWITCH1 1518 LPTCOLMN 1519 LPTROW 1529 STATUS1 1521 STIBKBDL 1522 STIBINSH 1523 STIBLPTR 1524 STIBLPTR 1525 STIBAMAT 1527 STIBAMAT 1527 STIBAMAX 1528 STATUS2 1529 ST2BFETH 1530 DKGHODE 1531 1532 # 1533 # 1534 # 1535 # 1536 #	EQU DS DS DS DS DS DS EQU EQU EQU EQU EQU EQU DS MODE MODE MODE	\$ 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	;8251A COMMAN REGISTER IMAGE ;VTACCR6 IMAGE (LAST DISPLAYED DATA RE ;MAXIMUM ROW COUNT ;MAXIMUM COLUMN COUNT ;SMITCH1 IMAGE ;LOCAL PRINT COLUMN POINTER ;LOCAL PRINT ROM POINTER ;GENERAL STATUS ;KEYDOARD LOCK ;INSERT CHARACTER HODE ;LOCAL PRINT TRICGER ;LOCAL PRINT TRICGER ;LOCAL PRINT ACTIVE ;BLOCX TRANSMIT FLAG ;FORMATED OUTPUT FLAG ;FORMATED OUTPUT FLAG ;FORMAT SEND STAE COUNTER ;GENERAL STATUS 2 ;FRONT-END TRANSPARENCY MODE ;DISPLAY DECODE HODE ;MORNAL INTERPRET AND DISPLAY ;(ESC) PREFIXED INTERPRET ;(ESC) = COLUMN POSITION ;(ESC) = COLUMN POSITION ;(ESC) G VISUAL ATTRIBUTE SET	3W)
2001 2002 2003 2004 2005 2007	(0008) (0040) (0020) (0010) (0008) (0004) (0003)	1510 1511 1512 SCRATCH 1513 SCR8251A 1514 LDROW 1515 MAXROW 1516 MAXCOL 1517 SSWITCH1 1518 LPTCOLMN 1519 LPTROW 1520 STATUS1 1521 STIBKBDL 1522 STIBMSH 1523 STIBLPTR 1524 STIBLPTR 1526 STIBAMAT 1527 STIBAMAT 1527 STIBAMAX 1528 STATUS2 1529 ST2BFETH 1530 DKCHODE 1531 1532 # 1533 # 1534 # 1535 # 1536 # 1536 #	EQUIDS DS DS DS DS EQUIDS EQUI	\$ 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	; 8251A COMMAN REGISTER IMAGE ; VTACCR6 IMAGE (LAST DISPLAYED DATA RE ; MAXIMUM ROW COUNT ; MAXIMUM COLUMN COUNT ; SMITCH1 IMAGE ; LOCAL PRINT COLUMN POINTER ; LOCAL PRINT ROM POINTER ; GENERAL STATUS ; KEYDOARD LOCK ; INSERT CHARACTER HODE ; LOCAL PRINT TRIGGER ; LOCAL PRINT TRIGGER ; LOCAL PRINT TRIGGER ; LOCAL PRINT TRIGGER ; FORNATED OUTPUT FLAG ; FORNATED OUTPUT FLAG ; FORNAT SEND STAE COUNTER ; GENERAL STATUS 2 ; FRONT-END TRANSPARENCY MODE ; MORNAL INTERPRET AND DISPLAY ; (ESC) PREFIXED INTERPRET ; (ESC) = ROM POSITION ; (ESC) = COLUMN POSITION ; (ESC) G VISUAL ATTRIBUTE SET ; (ESC) I PREFIXED INTERPRET	3W)
2001 2002 2003 2004 2005 2007	(0008) (0040) (0020) (0010) (0008) (0004) (0003)	1510 1511 1512 SCRATCH 1513 SCRB251A 1514 LDROW 1515 MAXROW 1516 MAXCOL 1517 SSWITCH1 1518 LPTCOLMN 1519 LPTROW 1520 STATUS1 1521 STIBKBDL 1522 STIBINSM 1523 STIBLPTR 1524 STIBLPTR 1526 STIBAMAT 1527 STIBAMAX 1528 STATUS2 1529 ST2BFETH 1530 BKCHODE 1531 1532 # 1533 # 1534 # 1535 # 1536 # 1537 # 1538 #	EQUIDS DS DS DS DS DS EQUIEQUIEQUIEQUIEQUIEQUIEQUIEQUIEQUIEQUI	\$ 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	;8251A COMMAN REGISTER IMAGE ;VTACCR6 IMAGE (LAST DISPLAYED DATA RE ;MAXIMUM ROW COUNT ;MAXIMUM COLUMN COUNT ;SMITCH1 IMAGE ;LOCAL PRINT COLUMN POINTER ;LOCAL PRINT ROW POINTER ;GENERAL STATUS ;KEYDOARD LOCK ;INSERT CHARACTER HODE ;LOCAL PRINT TRIGGER ;LOCAL PRINT TRIGGER ;LOCAL PRINT ACTIVE ;BLOCK TRANSMIT FLAG ;FORMATED OUTPUT FLAG ;FORMATED OUTPUT FLAG ;FORMAT SEND STAE COUNTER ;GENERAL STATUS 2 ;FRONT-END TRANSPARENCY MODE ;DISPLAY DECODE HODE ;MORNAL INTERPRET AND DISPLAY ;(ESC) PREFIXED INTERPRET ;(ESC) = COLUMN POSITION ;(ESC) = COLUMN POSITION ;(ESC) PREFIXED INTERPRET ;(ESC) PREFIXED INTERPRET	3W)
2001 2002 2003 2004 2005 2007	(0008) (0040) (0020) (0010) (0008) (0004) (0003)	1510 1511 1512 SCRATCH 1513 SCR8251A 1514 LDROW 1515 MAXROW 1516 MAXCOL 1517 SSWITCH1 1518 LPTCOLMN 1519 LPTROW 1520 STATUS1 1521 STIBKBDL 1522 STIBMSH 1523 STIBLPTR 1524 STIBLPTR 1526 STIBAMAT 1527 STIBAMAT 1527 STIBAMAX 1528 STATUS2 1529 ST2BFETH 1530 DKCHODE 1531 1532 # 1533 # 1534 # 1535 # 1536 # 1536 #	EQUIDS DS DS DS DS EQUIDS EQUI	\$ 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	; 8251A COMMAN REGISTER IMAGE ; VTACCR6 IMAGE (LAST DISPLAYED DATA RE ; MAXIMUM ROW COUNT ; MAXIMUM COLUMN COUNT ; SMITCH1 IMAGE ; LOCAL PRINT COLUMN POINTER ; LOCAL PRINT ROM POINTER ; GENERAL STATUS ; KEYDOARD LOCK ; INSERT CHARACTER HODE ; LOCAL PRINT TRIGGER ; LOCAL PRINT TRIGGER ; LOCAL PRINT TRIGGER ; LOCAL PRINT TRIGGER ; FORNATED OUTPUT FLAG ; FORNATED OUTPUT FLAG ; FORNAT SEND STAE COUNTER ; GENERAL STATUS 2 ; FRONT-END TRANSPARENCY MODE ; MORNAL INTERPRET AND DISPLAY ; (ESC) PREFIXED INTERPRET ; (ESC) = ROM POSITION ; (ESC) = COLUMN POSITION ; (ESC) G VISUAL ATTRIBUTE SET ; (ESC) I PREFIXED INTERPRET	3W)

END

LOCATION D	NECT COM	LÎNE" SOURCE	LINE		
		1548 * 1541 ·	MODE	8 '	; (ESC.) Z STORE CONTROL CHARACTER
288A	•	"1542 TABTABLE,	عدر S	16	;TABSTOP BITMASK TABLE
2014		1543 CLIRSROW	\ \ \ \ \$	1	CURSOR ROW-VIRTUAL
2015		1544	DS	STKSIZE	; STACK
	(2833)	1545 STACKEND	EQU	• •	
2033		1546 XINTQUEUE	1 5	XMTQLEN	. ;TRANSMIT Q
	(2639)	1547 XMTGEND	EQU	•	
2039		1548 DISQSPTR	3 5	` 1	,
2034		1549 DISQFPTR	DS	1	
2038		1550 XMTQFPTR	DS	1 .	
2030	-	1551 XMTQSPTR	DS	.1	•
2030		1552 VERTBELL	D S	1 '	MELL TIMER
	(283E)	1553 DISQUEUE	EQU	\$	IDISPLAY Q IS REST OF SCRATCHPAD

Errers=

(203E) 1553 DISQUEUE 1554

1187

1250

981

979

1254

1203

A 1837,1872

A 1039

964

965

972

981

999

1116

1022 1030

1041

DKCD373

MCD375

3KGD380

DKGD405

BKCD410

PACE

31

CROSS REFERENCE TABLE

727

738 BRTBLX8

FILE: TERHINAL: DJUAN

ø

```
REFERENCES
LINES
        SYNDOL
                      TYPE
 222
                           167,225
       CONVI 11
                           232,242
 247
       COMM110
                           259
  262
       COM111
                           253
       CONN112
  264
  249
       COMM118
                           261,266
       CONN120
                           245,255,263
  275
       CONN130
                           439
       CONHI 38A
                           412
  291
  292
       CONN138B
                           487
  297
       CONN131
                           361,428
  122
       COMM131B
                           319
  325°
       CONN131D
                           321
                           323
  327
       CONN131F
                           316
  136
       COMMISTJ
                           296,416
  338
       COMM132
  341
       COMM134
                           295
  348
       COHH1349/
                           422
                           343,347 %
  354
       COMM135
  370
                           287
       COMM139
       CONN140
                           283
  362
                           402
       COMMISE.
 366
       COMM160
  374
                           423
  377
       CONM165
       CONN178
                           383
  386
                           301,340,349
  392
       COMM180
  484
       CONH198
                           376
                           352
  424
       COHH192
  166 COMMINT
   98
       COMBEL
                           1275
       CONBL5
   91
       CONBL6
                           595,1277
   99
       CONBS
                           1243
       CONCR
                           338,1253
  184
       CONDEL
                           244,1241
  121
       CONESC
                           265,321,1261,1312
  168
                           1251
  113
       CONFF
                           1245
  100
       CONHT
  112 CONLBR
                           1222
       CONLF
                           348,1247
  101
                           1224
       CONLI
  113
  114
       CONLP
                           1226
                           1228
  115
       CONLQ
       CONLR
                            1230
  116
       CONLT
                            1232
  117
       CONLY
                            1234
  118
  119
       COMORBAR
       CONQUO
                            1176
  111
                            1263
  109
       CONRS
  106
       CONSI
                            1257
                            1255
  185
       CONSU
  187
       CONSUB
                            596,1259
  120
       CONTILDE
       CONUS
                            1265
  111
       CONVI
                            1249
  102
                            227,230,236,280,367,457,464,483,505,643,679,686
   54
       CR8251A
   59 CRBCON
       CRBDSR
   67
```

1521

ST1BKBDL

```
LINES SYMBOL
                               REFERENCES
                      TYPE
                           456
      CREDTR
      CRREPS
   62
      CRBERST
                           235
      CRIFINK
   63
  68
      CABFE
                           231,238
      CRIMEN
   69
      CRBOE
                           231
                           231
       CROPE
      CROPEN
      CRINCVEN M
                           456
                           478
   41
      CRIMST
                           456,480,593
      CRIMITS
   61
   72
      CRBRXRDY
                           228
                           684
      CRESIS
   71
      CRBTXENT
                           466
      CRBTXEN
                           364,401,481
      CRBTXRDY
                           281,466
   73
      CRCCEN
 1380
                           1358,1448
 1543
      CURSRON
                           489,795,885,894,938,965,1823,1856,1386,1314,1448
  551
      DISPBIO
                           548
  539 DISPBUFF
                           201,277
                           539
 1549
      DISOFPTR
                           145,551,699
 1548
      DISQSPTR
 1553
      DISQUEUE
                           549,591,592,705
   53
      M8251A
                           243,247,397
      FASTURAN
                           984
      FREEDRAM
                           1457
   87
                           137
  135
      INITIO
  856
      INIT120
                           158
  639
      INIT130
                           636
  591
                           144,598
  598
      INITLEN
                           146
  209
                           282,368
      INTREXIT
   19
      10CS8155
                           140.697
      IOCSINIT
                           139,696
   28
  201
      KEYDD100
                           193
                           280
  202
                           196,204
  217
      KEYBD120
      KEYBDINT
      KEYDOARD
   35
 1514
      LDROW
                           641,944,955,975,1878,1149
 1518 LPTCOLINA
                        A_291,304,404,493,1318
 1519 LPTRON
                           489
 1516
      HAXCOL
                           292,773,848,849,876,923,963,989,1844,1127
       HAXRON
                           353,488,639,786,897,932,968,972,1825,1859,11.46
 1515
  564
      MOVER
                           147,569,638,834
  565
       MOVER1
  131
       SAVE188
 1513
       SCR8251A
                          , 234,362,399,454,468,675
 1512 SCRATCH
                           131,1446
                           1458,1492
 1446
       SCRCRC
 1448
       SCRERC1 .
                           1451
                           143,392,657,1348
 1517
       SSWITCH1
 1526
      ST1B4HAT
                           315,1313,1325,1437,1439
 1527
       ST1B4HXX
                           318,330,415,1325
 1522 STIBINSH
                           867,870,910
```

195,1281,1284

CROSS REFERENCE TABLE

```
LINES SYNBOL
                      TYPE
                               REFERENCES
                          286,476,486,499,1332
 1524 STIBLPTA
                           472,475,1316,1332
 1523 STIBLPTR
 1525 STIBXMIT
                           351,375,418,1332,1442
 1529 STERFETH
                           252
 1545 STACKEND
                           138,1500
                           194,285,313,350,374,470,497,868,909,1282
 1520 STATUS1
 1528 STATUS2
                          251
     STKSIZE
                           1544
   92
   27 SWIBALF
                           346,421,1618
     SUI MASCR
                           937
 - 38 SHIBBDR
                           659,663
     SW1BECHO
                           199
   29
   28 SWIBPAR
                           659,667
      SH2B16L.
                          149,635,890
   46
      SM2B58HZ
   45
                          149,1274
   42 SW2BCTS
                           371
   43 SM2BKCE
                          213
      SU2BPERI
                          241
   41 SW2BPRDY
                          289
 25 SWITCH1 SWITCH2
                           141,198,345,420,656,661,936,1017,1430
                          148,202,840,288,370,633,889,1273,1433
  556 TABSCLR
                        A - 1185
                           632
  555 TABSINIT
                           556,557,809,1137
 1542 TABTABLE
                          695
     TINRHI
   47 TIMRLOW
                           692
                          528
      TRANS100
  531
  518 TRANSMIT
                           197,1303,1305,1307
                                                                       4
  515 TRANSHTO
                          1365
  516 TRANSHT1
                           1309,1376
  517, TRANSHT2
  514 TRANSHT3
                           1363,1432
  436 -VERT180
                           176
  461 VERT110
                           441
                           474
  486 VERT120
 1552 VERTBELL
                           205,443,1278
  175 VERTINT
   B6 VIDEORAM
                           87,1164
                           405,810,817,827,839,915,920,959,1095,1115,1308,4317
   88 VIACCCOL
   78 VTACCR6.
                           956
   79 VTACCRON'
                           843,913,1076
   85 VTACHEN
                           628
   81 VTACRSET
                           157
   B4 VTACSTRT
                           156,631
  684 VTACTABL
   82 VTACHCOL
                           777,884,926,929,961,964,1816,1022,1855,1899
   83 VTACHROW
                        A· 793;1179,1082
 1547 XMTQEND
                           382,527
 1550 XMTQFPTR
                       . A. 518
   89 XMTQLEN
                           1546
 1551 XHTQSPTR
                           377,530
 1546 XMTQUEUE
                           384,529,593,594
```

CROSS REFERENCE TABLE

APPENDIX H

PARTS LIST

IC #	DESCRIPTION
U1	8085A (uP - 4 MHz)
່ ປ2 ປ3	8155 (RAM-I/O-TIMER) 8251A (USART)
. 03	2732A (EPROM - 200 ns) (4K x 8)
Ŭ 5 .	HM-6516 (RAM - 200 ns) (2K x 8) [Harris]
U6	CRT-5037 (VTAC)
· U7	CRT-8002A-011 (VDAC) 20 MHz
UŠ	74LS138 (3:8 decoder)
U9	74LS374 (octal latch TS)
U1 0	74LS244 (octal buffer TS)
V1 1	74LSO4 (hex inverter)
U12 (74tS14 (hex Schmitt inverter)
	74LS74 (dual D flip flop)
U16, U17	74LS32 (quad 2 I/P OR)
U1 8	74LS86 (quad 2 I/P XOR)
U19	74LSOO (quad 2 I/P NAND)
U20	8286 (octal bus transceiver)
U21` U22	1488 (quad RS232C driver) 1489A (quad RS232C receiver)
U23 to U28	74LS157 (quad 2:1 Mux)
. U29	74LS08 (quad-2.1 Mdx)
U30	74S04 (hex inverter)
U31	74LS161 (4 bis counter, synchronous)
U32	74LS244 (octal buffer/driver)
U33 (optional)	2732A (EPROM - 200 ns) (4K x 8)

RESISTORS (all in ohms, ±5%, ¼W, carbon film)

R1 - 1K
R2 - 470
R3 - 75
R4 - 27K
R5 - 560
R6 - 68
R7 - 390
R8 - 330
R9 - 330
R10 - 180
R11 - 330
R12 - 100
R13 - 200
R14 - 1K

POTENTIOMETERS

VR1 - 100K _ pot (optional) VR2 - 200 _ pot (optional)

'DIP RESISTORS

Z1, Z2 - 10K_ , 8 per package Beckman Z3, Z4 - 10K_ , 8 per package Beckman

CAPACITORS '

C1, C9 - 10uF, 35V, radial, electrolytic C2, C5 - 1000pF, 50V, ceramic C3 - 4700pF, 50V, ceramic C4, C6, C7, C8 - 100pF, 100V, ceramic C10-C35 - 0.01uF, 50V, ceramic

DIODE

D1 IN4148

TRANSISTOR

Q1 2N39O4

SWITCHES

S1, S2 8 position, DIP S3 - normally open push button

CRYSTALS

Y1 - 6.144 MHz, 0.01% for 000 to 7000, HC18 w/hold down pin Y2 - 17.0748 MHz, 0.01% for 000 to 7000, HC18 w/hold down pin

BUZZER

ALARM - miniature buzzer

CONNECTORS

JI

J2

J3

J4

. J5

J6

J7

REFERENCES

- R.D. Taylor, "CRT Terminal Evaluation", Digital Design, Vol. 4, No. 3, pp. 48-53, March 1974.
- , "CRT Terminals", Digital Design, Vol. 6, No. 1, pp. 44-58, January 1976.
- 3. L. Solomon, "Interactive Terminals Suited to a CRT", Digital ... "Design, Vol. 6, No. 5, pp. 54-62, May 1976.
- 4. D. Ratcliffe, "Key to the 4th Generation CRT; Custom LSI Circuitry", Digital Design, Vol. 8, No. 11, pp. 66-71, November 1978.
- 5. M.S. Kiver & M. Faufman; <u>Television Simplified</u>, 7th edition, Delmar Publishers, New York, 1973.
- 6. Sol Sherr, Electronic Displays, John Wiley & Sons, New York, 1979, pp. 77-79, Chapters 2 and 4.
- 7. Jim Bechtold, "All About CRTs", Bench Briefs, Hewlitt Packard Journal, pp. 1-7, March-May 1981.
- 8. NTSC standard for TV and color TV.
- 9. Pete Stark, "Television Interfaces for Your Home Computer", 'Modern Electronics Magazine, pp. 27-32, September 1978.
- 10. B. Matic and L. Trottier, "Graphics CRT Displays Are Easy to Design with Raster-Scanning Imaging", ED, 1978.
- 11. 8275 CRT Controller Data Sheet, <u>Microprocessor and Peripherals Handbook</u>, Intel, Santa Clara, CA., 1983, pp. 6-306, 6-309.
- 12. Gerry Kane, The CRT Controller Handbook, Osborne/McGraw Hill; Berkeley, 1980, Chapters I to 5.
- 13. 66700 Series Data Sheet, <u>Microcomputer Data Library Databook</u>, Motorola, Phoenix, Arizona, 1978, pp. 5-158, 5-171.
- 14. Don Lancaster, TV Typewriter Cookbook, Howard W. Sams Co., Indianapolis, 1978, Chapter 3.
- 15. Don Lancaster, The Cheap Video Cookbook, Howard W. Sams Co., Indianapolis, 1979, Chapter 2.
- 16. Don Lancaster, <u>Son of Cheap Video</u>, Howard W. Sams Co., Indianapolis, 1980, Chapter 3.
- 17. L. Trottier and B. Matic, "Transparent Memory Ends Conflicts Over CRT Control", Electronics, pp. 136-139, July 5, 1979.

- 18. Hitachi, HD6845 CRT Controller Users Manual, 1980, p. 7.
- 19. Mostek, MK 3807 Programmable CRT Video Control Unit (VCU) Data Sheet, Microelectronic Data Book; Carrollton, Texas, 1982, pp. IX-11, IX-21.
- 20. Standard Microsystems Corporation, CRT 5027/37/57, CRT Video Timer and Controller Data Sheet, SMC Data Catalog, Hauppauge, New York, 1983, pp. 239-246.
- 21. Solid State Scientific Inc., SND 5027/37 CRT Video Timer-Controller, Datacom Databook, Montgomerville, Pennsylvania, 1982, pp. 4-3, 4-10.
- 22. Texas Instruments, TMS 9927 Video Timer/Controller, 9900 Family Systems Design Handbook, Houston, Texas, 1982, pp. 8-297, 8-301.
- 22. Electrical Performance Standard Monochrome Television Studio Facilities, EIA Standard RS-170, New York, 1957.
- 23. Motorla, MC6845 CRT Controller Data Sheet, Microprocessors Data Manual, Austin, Texas, 1981, pp. 4-457, 4-479.
- 24. Hitachi, HD6845 CRT Controller Data Sheet, Microcomputer Data Book, Tokio, 1981, pp. 546-584.
- 25. AMI, S68045 CRT Controller Data Sheet.
- 26. Synertek, SY6545-1 CRT Controller Data Sheet, 1981-1982 Data Catalog, Santa Clara, California, 1981, pp. 3-155, 3-168.
- 27. Rockwell, R6545-1 CRT Controller Data Sheet, <u>Data Catalog</u>; Anaheim, California, 1981.
- 28. Intel, 8275 Programmable CRT Controller, Component Data Catalog, Santa Clara, California, 1978, pp. 12-165, 12-187.
- 29. Western Digital, WD8275 Programmable CRT Controller, Data Communications Products Handbook, Irvine, California, 1983, pp. 11, 34.
- 30. Intel, 8276 Small System CRT Controller, Microprocessor and Peripheral Handbook, Santa Clara, California, 1983, pp. 6-330, 6-346.
- 31. Thomas Rossi, "Low Cost CRT Control Does More With Less", Electronic Design, April 30, 1981.
- 32. Chris Tennant, "The Intel 8275 CRT Controller", Byte, May 1979, pp. 130-148.
- 33. John Katausky, "A Low Cost CRT Terminal Using the 8275", Intel Application Note No. 62, Santa Clara, California, 1979.
- 34. J. Murray & G. Alexy, "CRT Terminal Design Using the Intel 8275 and 8279", Intel Application Note, Peripheral Design Handbook, Santa Clara, California, 1978, p. 2-190, 2-247.

- 35. P. Snigier, "Special Report Computer Terminals: Dumb, Smart or Intelligent, They Form the Key Man-Computer Interface", EDN, May 5, 1977, pp. 42-54.
- 36. S. Davis, "CRT Terminals Programmability's the Key to IQ", EDN, June 5, 1978, pp. 74-85.
- 37. K.M. Straith, "Many Inexpensive Options Let You Customize CRT Terminals", EDN, January 20, 1980, pp. 129-134.
- 38. P. Snigier, "Alphanumeric Terminals: Some Selection Criteria", Digital Design, June 1980, pp. 28-33.
- **39.** C. Warren, "Intelligent Terminals", EDN, November 20, 1980, pp. 128-141.
- **40.** R.H. Edelson, "Terminals They Do More and Cost Less", Interface Age, November 1980, pp. 72-73.
- 41. A. Caker, D.J. Hart, T.F.M. Stewart, Visual Display Terminals, John Wiley & Sons, New York, 1980, Chapters 3, 4 and 5.
- 42. Standard Microsystems Corporation, CRT 8002, Video Display Attributes Controller Video Generator (VDAC) Data Sheet, SMC Data Catalog, Hauppauge, New York, 1983, pp. 279-291.
- **43.** Solid State Scientific, SND 8002 CRT Video Generator and Attributes Controller Data Sheet, Montgomerville, Pennsylvania, 1983.
- 44. Intel, 8085A/8085A-2 Single Chip 8-bit N-channel Microprocessor, Microprocessor and Peripheral Handbook, Santa Clara, California, 1983, pp. 2-10, 2-29.
- 45. Intel, 8155/8156 2048-Bit Static NMOS RAM with I/O Ports and Timer, Microprocessor and Peripheral Handbook, Santa Clara, California, 1983, pp. 2-30, 2-44.
- 46. Intel, 8251A, Programmable Communications Inteface, Microprocessor and Peripheral Handbook, Santa Clara, California, 1983, pp. 6-122, 6-138.
- 47. EJA RS232C Standard, Washington, August 1969, (revised June 1981).
- 48. Lear Siegler Inc., ADM-42 Data Display Terminal Operators Manual, Anaheim, California, September 1982.
- 49. Lear Siegler Inc., ADM-42 Ergonomic Terminal Video Display Unit Maintenance Manual, Anaheim, California, September 1982.
- **50.** Standard Microsystems Inc., "The CRT 5027/37/57 VTAC", Application Note 1-1, Hauppauge, New York, August 1981.