### Acknowledgements

I would like to acknowledge with gratitude the many contributions made by many people in the preparation of this report. First and foremost is Dr. W. Hwang who supervised and guided the technical content, and provided repeated encouragements, Dr. Ramachandran, for encouragement throughout the ME program, and to Dr. Ntake and Dr. Bura for clarifying and developing numerous concepts necessary for understanding the mixer operation.

# TABLE OF CONTENTS

·(i)	Abstract	***************************************	i	
(ii)	Acknowl	edgements	ii	
(iii)	Table of Contents			
Chapter 1	Introd	uction	1	
Chapter 2	GaAs	MESFET	9	
	2.1	Introduction	9	
, ΄	2.2.	Schottky-Barrier (diode) physics	11	
4	2.3	The MESFET Physics	18	
	2.4.	The theory of resistive mixing	29	
	2.5	FET mixer theory	39	
Chapter 3	Desig	n and Construction	52	
	3.1	Introduction	5 <b>2</b>	
• .	3.2	The Microstrip Transmission Line	54	
•	3.3	The Circuit Design	64	
Chapter 4	Experimental Techniques and Results		୍ <b>7</b> 3	
•	4.1	Introduction	<i>7</i> 3	
	4.2	Noise Figure Measurements	75	
	` 4 <b>.</b> 3	Gain Measurements	8 <i>7</i>	
, * r	4.4	Test Results	90	
,	4.5	Topics for further research	102	
Chapter 5	Concl	lusion	116	
Apper	dicies			
	Α.	Device fabrication	A-1	
	В.	NE244' Data Sheet	B-1	
	С.	S-Parameter, theory and design	C-1	
ı	D.	FET Mixer Noise Figure equation derivation	D-1	
	Ε.	Circuit Design Details	E-1	

	٠,٠	LIST OF FIGURES	Pag
1,1		Satellite Transponder Block Diagram.	3
2.1	Ł	Metal - Semiconductor junction electron energy diagram	12
2.2	(a)	Junction FET schematic	19
	- <b>(</b> p)	Metal Oxide Semiconductor FET schematic	20
**	(c)	Metal Semiconductor FET schematic	21
2.3		Schematic of a MESEET, detail	23
2:4		Electron Drift Velocity versus Electric Field for GaAs	. 25
2.5	(a)	Schematic Representation of a mixer	3]
,	(b)	Pumping a single diode mixer	32
.2.6	, ,	The diode resistive mixer circuit	33
.2.7		Frequency separation and notation	34
2.8	(a) <sup>*</sup>	Strongly Pumped diode	, 37
,	(P)	Diode resistance waveform	37
2.9	(a)	The intrinsic MESFET Model	* 41
•	(b)	Conceptual cross section of a GaAs Schottky - barrier gate FET	42
2.10		The packaged MESFET	43
2.11	·	The FET Mixer Model	45
3.1	(a)	Microstrip Transmission Line	55
<i>i</i> .	(b)	Metallization Scheme	56
3.2	, ,	Electric and Magnetic Fields in the vicinity of a microstrip	57
3.3		MIC Effective Dielectric Constant as a function of w/h	60
3.4		FET D.C. Characteristics	65
~3.5	,	Block Diagram for a Gate injected local oscillator, mixer.	-66
3.6		Design Layout for the Gate Mixer	67

# LIST OF FIGURES (cont'd)

3.7	Process of Generating Time-Varying Transconductance g <sub>m</sub> (t) in the Gate Mixer	. 68.
4.1	MESFET I/F Noise	78
4.2	Noise Figure Model of the FET	80
4.3	Noise Figure Setup	82
4.4	Conversion Gain Setup	88
4.5	Gate Mixer Gain Frequency Response	92
4.6	Sensitivity of Gain Frequency Response to Gate Bias	94
4.7	Sensitivity of Gain Frequency Response to Drain Bias	, 95
4.8	Sensitivity of Gain Frequency Response to Local Oscillator Drive	96
4.9	Sensitivity of the (2 fs-4 flo) Spurious to the Gate Bias	97
4.10	Mixer Gain versus Temperature	<b>9</b> 8
4.11	'Best' Noise Figure Data, including Setup	99
4.12	'High Gain', Noise Figure Data, including Setup	100
4.13	Noise Figure versus Frequency	101
4.14	Calculated Gate Length Dependance of the Unilateral Power Gain and Minimum Noise Figure at 4 GHz	103
4.15	Calculated Doping Density Dependance of the Unilateral Power Gain and Minimum Noise Figure at 4 GHz	104
4.16	Calculated Channel-Thickness Dependance of the Unilateral Power Gain and Minimum Noise Figure 4 GHz	105
4.17	Variation of Conversion Gain and Noise Figure with Ambient Temperature	107
4.38	Generation of Time Varying Resistance in the Drain Circuit	108

# LIST OF FIGURES ) (contid)

4.19	Block Diagram for a Drain Mixer	110
4.20	Drain Mixer Circuit	111
4.21	Drain Mixer Conversion Gain Results	112
4-22	Drain Mixer Noise Figure Results	113
4.23	Unity Gain Frequency versus Gate Length, compared for Si, GaAs and InP	115
5.1	System Calculation for a Satellite Receiver	, 1 <b>17</b> ,
A-1	GaAs Wafer Orientation showing Sloping Mesa edge	A-10
A-2 (a.to	e) Sub-micron gate FET Fabrication using Self-aligning techniques	A-11 >
B-1 (a)	Cross-section showing Drain and Source Pad metallization	B-3
B-1 (b)	Cross-section showing Gate Pad metallization	B-3
C-1	S-Parameter Notation	C-2
C-2	Port-wise models for the intrinsic FET, Device Parasitics, Package and fixture circuit	.C-4
C-3	Detailed Circuit Models for	
(a)	The intrinsic FET	C-7
<b>(b)</b>	The extrinsic FET, including device parasitics	C-8
(c)	The packaged FET	C-9
( (d)	The packaged FET mounted in a characterization test fixture	c <u>t</u> io
C-4	The CAD Process	C-13
D-1	Model for calculating the FET Mixer Noise Figure	D-2
E-1	Mixer Filters	<u>5</u> -2
E-2 ·	L.O. Filter Low Pass Prototype	E-4

LIST OF FIGURES (cont'd)

E-3	MIC Model	E-4
É-4	L.O. Input Filter	ΕĠ
E-5	Input Band Pass Filter	E-9
E-6	6 and 4 GHz Match	E+10
E-7	Input Match Circuit	E-11
Ę <u>∺</u> 8	Output Match Circuit	E-11

*	•	1	LIST OF TABLES		Page
12.	,		, ,	,	<u>ruge</u>
4.1	,	List of	equipment for figure 4.3	X.	83
4.2 .	•	List of	equipment for figure 4.4	å gt	. 89
4.3		Mixer	Operating Conditions		91

#### CHAPTER I

#### INTRODUCTION

The low-noise satellite communications receiver has evolved as the essential element in defining the performance level of a variety of microwave and millimeter wave systems applications. Generally, the low-noise receiver "front-end" consists of one or more stages of low-noise microwave or millimeterwave amplification, followed by a hétrodyne frequency converter, the latter translating the received signals to the appropriate frequency range for signal processing. In the last two decades a variety of "building blocks" for lownoise front ends have evolved in the direction of lower noise performance, solid state implementation, smaller size, lighter weight and longer life maintenance-free operation. Some of these, such as the maser, the low-noise travelling-wave tube, and the tunnel diode amplifier are diminishing in importance and currently experience, at best, limited useage, whereas others such as the Gallium Arsenide field-effect transistor (GaAs MESFET) devices are the primary constituents of current and future front ends. (1)-(4). report concerns the use of GaAs MESFET as a microwave mixer\*, suitable for incorporation and improvement of a satellite down converter. And the

Note 1: In this report we shall only consider the Gallium Arsenide Schottky-barrier gate field effect transistor, the terms GaAs MESFET, GaAs FET and FET are used interchangeably.

possibility of simultaneous low-noise figure, high dynamic range and power gain from a FET mixer, offers an attractive alternative to the conventional tunnel diode amplifier — resistive mixer; as an integrated front-end at micro-wave frequencies. (Fig. 1-1)

The material Gallium Arsenide (GaAs) has been under considerable study by many companies around the world as a practical semi-conductor for many years. Its higher electron mobility (four to five times that of Si) and saturated carrier velocity, offers significant advantages over silicon, especially at microwave frequencies. This intrinsic characteristics result in lower transmit times and resistances, which permit higher gains, lower noise figures and extremely high cutoff frequencies—the ideal material for a microwave MESFET.

This report will briefly discuss some basic semi-conductor physics necessary to understand the operation of the Schottky-barrier FET as a mixer. In Chapter 2, the report discusses the Schottky-barrier (diode) physics. That is to say, the explanation of the potential barrier between a metal and a semi-conductor, and the Schottky theory of rectification. Unlike the p-n junction diode, the rectifying contact is based on majority carrier concentration and in high frequency (due to no minority carrier storage) results in more efficient rectification. (5)

Figure 1.1: Satellite Transponder Block Diagram

This property is then exploited, via various theories like the thermal-field emission, to physically represent an ideal switch needed for mixer diodes.

Thus the chapter further develops the diode theories into a Schottky-barrier gate field effect transistor.

The discussion first deals with the choice of GaAs over Si. Then develops the fundamental equation for the FET characteristics from the Poisson's equation, incorporating the effect of the carrier velocity saturation in the channel. A small signal model is developed, which is appropriate for devices where the gate length, Lg, is of the order of a micron, and the field can exceed 3KV/cm, even at low-drain voltages of 3V.

With this discussion of device physics, Chapter 2 concentrates on mixer theory. The basic operation and definition of the 'mixer' and the various terms used, are stated. The theory of resistive mixing acts as the building block to explain fundamental mixer concepts. The theory treats the non-linear mixing device as an ideal switch, and goes on to compare (analytically and mathematically), the similarities between a GaAs Schottky-barrier junction (diode), and an ideal switch. This briefly concerns itself with parasitics and frequency limitation in real devices. Starting from this, the mixing process in a FET is discussed. This adapts the small signal amplifier models, developed in most

of the references (6), and produces a small signal FET mixer model with L.O. pumped into the Gate. Again the effects of device and packaging parasitics is discussed in terms of their frequency limitation. The report goes on to develop the small signal mixer conversion gain equation from the [Y] matrix representation of the device model.

Chapter 3 discusses Design and Construction technics to realize an actual Gate FET mixer. To do this, a basic understanding of microstrip line theory is necessary. Here a planer transmission line consisting of a strip of conductor, separated from a ground plane by a dielectric layer, is defined as the microstrip transmission line. To design a circuit using this, some basic impedance, wavelength and loss equation for a microstrip integrated circuit (MIC) line, are presented.

Also presented are equations for parasitics and edge corrections. The report then presents details of the actual circuit design of a gate injected local oscillator FET mixer.

The actual mixer chosen has

Again starting from device mixing properties, this section explains exactly how transconductance modulation results from gate pumped local oscillator, and leads to mixing and conversion gain. An actual circuit, presults of which are presented in Chapter 4, is described in terms of design details for input diplexing, input and output impedance matches, and bias feed circuits.

Chapter 4, presents the experimental techniques and the test results of a gate injected local oscillator mixer developed by the author, for use in a satellite down-converting receiver. Fundamental motivation in developing a FET mixer was to describe a circuit which had improved performance, compared to the old designs of mixers based on the resistive (Schottky-barrier) diode. The performance is measured in terms of three main parameters.

These are the Mixer conversion gain, the Noise figure and the Carrier-to-Intermodulation ratio. The FET conversion gain theory was developed in Chapter 2, and this chapter develops a noise model of the GaAs FET, based on Pucel's work. The references are given at the end of each chapter. However, here the development is complicated and the detailed mixer equations are only briefly presented. The attempt was to concentrate more on physical understanding of the sources of noise and the means to reduce them. The experimental setups for Noise Figure and Gain are presented and

the critical areas of microwave performance measurement are highlighted.

The actual test results, based on a 6/4 GHz gate injected L.O. mixer, are from the author's own work, and reflect a state-of-the-art realization of a microwave FET mixer for use in a satellite receiver.

This chapter also presents ideas for further research, including improvements in performance due to (i) reduced gate length for higher frequency of operation; (ii) lower temperature operation, for improvements in noise figure and gain; (iii) variation in circuit-realization, like a drain injected local oscillator, for better conversion gain and spurious performance, and (iv) the use of new materials like InP for its higher efficiency and velocity-field characteristics.

The final chapter presents the conclusion and a comparison of the FET mixer versus the diode mixer.

The Appendices contain information which is relevant to this report, but could not easily be blended into the main text of the other chapters.

Appendix A, presents a brief pictorial essay on photolithographic, micron length gate, MESFET fabrication. Appendix B, presents the NE 244

FET data sheet. This is the device used in the results of Chapter 4. Appendix C presents background information on S-parameter computer aided design techniques.

Appendix D is a detailed derivation of the FET mixer noise figure equation,

omitted from Chapter 3. Finally, Appendix E gives the circuit design details for the particular solution of the FET mixer, as presented in Chapter 3.

#### **CHAPTER 2**

GALLIUM ARSENIDE METAL - SEMICONDUCTOR FIELD-EFFECT TRANSISTOR (GoAs MESFET)

### 2.1 Introduction

The intention of this chapter is to discuss the device physics and the FET mixer concept. Field-effect transistor technology is a very dynamic field in microwaves today. This report is a comprehensive review of the literature to discuss the device physics and the starting block is to present the theory of the Schottky barrier itself. This means to discuss the diode, as a non linear mixer device, and then to develop this theory into the MESFET. The GaAs semiconductor material, with majority carrier transport properties, superior to silicon is the obvious material choice. The minority-carrier lifetime and mobility are of no concern in unipolar transistor. Therefore, materials with optimized transport properties for electron but poor performance for holes can be chosen. Basically current transport in GaAs MESFETs, based on the non-equilibrium velocity-field characteristics, can be summarized as - slow electrons in a constant field region, with energy below the threshold field, remain in equilibrium condition, and as the electrons enter a high-field region, they are accelerated to a higher velocity before relaxing to equilibrium velocity. This overshoot shortens electron transit time through the high field region. Using this concept, equivalent circuit of the FET, as an amplifier are developed. With the addition of parasitic elements, and the block diagram of a gate pumped mixer, a FET model as a mixer is presented. fundamentals of resistive mixing are included to help explain the notation used in


a mixer, and to develop the theory of transconductance modulation by strong LO pumping at the gate Schottky-barrier diode. In summary, mixing occurs in a FET when the small signal elements representing the FET are varied at a periodic rate by a large local oscillator signal impressed between a pair of device terminals, in our case the gate-source terminals. The mixing is a result of the strong gate bias dependence of the transconductance, g<sub>m</sub>.


# 2.2 The Schottky-Barrier (diode) Physics

A mixer is a circuit containing a non-linear element known as the mixer diode, which enables a signal frequency to be converted to another frequency, known as the intermediate frequency (IF). This is achieved by extracting the difference between the signal frequency and that of another oscillator known as the local oscillator (LO). The mixer can be cascaded with an IF amplifier and the complete system is referred to as a hetrodyne receiver.

Semiconductor diodes for microwave applications are based on the phenomena of majority carrier injection across a Schottky type barrier between a metal and semiconductor. The origin of the barrier is due mainly to a combination of the effects of surface states and the metal work function. Such a device is called a Schottky-barrier diode.

The metal semiconductor contact is defined by the Schottky theory of rectification. (1) Unlike the p-n junction diode, the rectifying contact is based on majority carrier conduction and in normal operation exhibits virtually no storage of minority carriers. This results in more efficient rectification at high frequencies. The operation of a metal semiconductor diode can best be understood by referring to its appropriate electron energy diagrams, as shown in Figure 2.1 (2). These show the energies of free electrons in the metal in for example, an n-type semiconductor under various conditions of bias.








Figure 2.1: Metal - Semiconductor Junction Electron Energy Diagram

Both diffusion and diode theories predict an ideal I-V characteristic of the form: (1)

$$I = I_s (e^{\alpha \sqrt{-1}})$$
 (2.1)

where 
$$\ll = q / nkT$$
 (2.2)

Thus, 
$$I = I_s (e^{qV/nkT} - 1)$$
 (2.3)

where Is is the saturation current,

- q is the electron charge =  $1.6 \times 10^{-19}$  (coulomb.),
- T is the absolute temperature (OK),
- k is the Boltzman's constant =  $1.38 \times 10^{-23}$  (joules/oK)
- V is the voltage across the diode junction (volts)
- n is termed the ideality factor and should be equal to 1.0 for ideal characteristics.

That is, 
$$\frac{q}{kT} = 40 \text{ (volts)}^{-1}$$
 (2.4)

This result by Schottky together with Bethe's (3) thermionic emission theory, is combined in a detailed thermionic emission-diffusion theory. The approach is derived from the boundary condition of a thermionic recombination velocity, ve, near the metal-semiconductor interface. In addition, effects of electron optical-phonon scattering and quantum-mechanical reflection at the metal-semiconductor interface are incorporated. The electron optical-phonon

field limit for assuming (4) that the metal acts as a perfect sink for carriers which cross the potential maximum in the direction of the metal, i.e. the thermionic emission theory. The effect of quantum-mechanical reflection and quantum tunneling on the recombination velocity predicts the high-field limit of validity of the thermionic emission theory and the onset of thermionic-field emission. Thus, the Schottky-barrier diode is a majority carrier device under loss-injection conditions, and at sufficiently large foreward bias, the minority-carrier injection ratio (the ratio of minority carrier current to total current) increases with current due to the enhancement of the drift-field component which becomes much larger than the diffusion current. Thus, (1)

$$J = \frac{q \text{ NC } v_R}{1 + v_R} \qquad \exp \left[ -\frac{-q \mathscr{D}_{Bn}}{kT} \right] \left[ \exp \frac{-q V}{kT} - 1 \right]$$
 (2.5)

where q is the electron charge,

NC is the effective density of states in the conduction band,

vR is the effective diffusion velocity associated with the transport of electrons from the edge of a depletion layer at W to the potential energy maximum,

 $q p_{Bn}$  is the barrier height (for Au-GaAs = 0.9 eV).

With this brief introduction to Schottky-barrier contact theory a discussion of parameters sensitive for mixer diodes is possible.

To obtain high performance in terms of low conversion loss and noise figure, it is required to use a diode with a very high cutoff frequency fLO' (to simulate an ideal switch), and to be able to properly terminate the modulation products in the mixer circuit. (5) A criteria involving diode area, material parameters, and temperature, must be considered to extend Schottky-barrier mixer diode range into high frequencies, while keeping low the conversion loss or noise figure of the device. To reduce the parasitic loss as the frequency is increased, the diode area must be reduced. (6) However, this reduction in diode area will increase the intrinsic conversion loss rapidly due to the non-linear contact resistance. Also, a large Richardson Constant extends the usefulness to smaller diameters (higher frequencies), and cooling a thermionic emitting diode will degrade the conversion loss.

The principal factors limiting performance are the barrier capacitance  $(C_0)$  and the spreading resistance  $(R_S)^{(5)}$ . The former is merely the capacitance of the space charge limited region, and effectively shunts the non-linear dioderesistance  $(R_i)$ . The spreading resistance  $(R_S)$  mainly consists of the undepleated portion of the epitaxial layer lying below the junction, and it is thus in series with the parallel combination of  $C_0$  and  $R_i$ . The deleterious effect of these two

parasitic elements on the conversion efficiency of a Schottky barrier diode are immediately apparent: Co allows current to bypass R<sub>i</sub>, while R<sub>S</sub> is a source of power dissipation, heat production, and, consequently, excess diode noise.

A cutoff frequency at which al/aP, detected current versus incident power is one-half its maximum value is defined as: (1)

$$F_C = \frac{1}{2 \pi C_0 (R_1 R_S)^{\frac{1}{2}}}$$
 (2.6)

This shows how the high frequency performance of a Schottky-barrier diode can be limited by the presence of the parasitics, such as an increase in diode noise temperature due to  $1^2R$  heating of  $R_S$ , which is present at all frequencies.

To reduce  $C_0$  and  $R_S$  certain fundamentals in device fabrication are possible. (6), (7)

- (i) Since Co ~ x<sup>2</sup> and R<sub>S</sub> ~ 1/x<sup>2</sup>

  where x is the radius of the diode contact area, a reduction of the spreading resistance is possible by choosing a pattern with larger periphery to area ratio compared to that of a dot.
- (ii) A very highly doped n<sup>++</sup> layer to serve as a buffer layer, but more importantly to help minimize the parasition series resistance in the most critical region, namely in close proximity to the small area Schottky contact where the spreading resistance is located and on the surface of

the back contact where the ohmic contact resistance dominates. Of course, non-epitaxial or bulk GaAs if used could be used so that this effect would not occur. This, however, would cause an increased Co as well as a reduction in the back breakdown voltage. This latter effect could lead to an increase in diode noise due to reverse current flow during negative half of the local oscillator cycle.

### 2.3 The MESFET Physics

With the introductory information on Schottky barrier physics of the previous section we can now consider the MESFET. The FET (Field Effect Transistor), as the name implies, is a device whose current through it can be varied by an electric field applied to a terminal Basically, there are three types of FETs (see Figure 2.2). These are the Insulated Gate (IGFET), Junction (JFET), and metal semiconductor (MESFET). The main difference is depending on whether the controlling field is applied to a semiconductor reverse biased junction or at an insulating layer. In this report, only the GaAs Metal to Semiconductor field effect transistor (GaAs MESFET) will be analyzed.

The choice for GaAs <sup>(8)</sup> was based on an ideal semiconductor for a Microwave FET which has simultaneously a large mobility, large maximum drift velocity, and large avalanche breakdown field. Consequently, a small electron effective mass, a large intervalley separation and a large energy gap were required. Devices fabricated on GaAs have performance improvement over

(i) In GaAs the conduction electrons have a six times larger mobility and a two times larger peak drift velocity than in Silicon <sup>(9)</sup>. Therefore, parasitic resistances are smaller, the transconductance is larger, and the transit time of electrons in the high field region is shorter.




Figure 2.2(a): Junction FET




Figure 2, 2 (b); Metal Oxide Semiconductor FET




Figure 2,2 (c): Metal Semiconductor FET

- (ii) The large parasitic capacitance of the gate bonding pad of Si, can be eliminated (10) by positioning the pad on the substrate with an active layer grown on the semi-insulating GaAs with resistivity larger than 10<sup>17</sup> ohm-cm.
- (iii) Noise figure improvements <sup>(11)</sup> due to a high purity buffer layer between the substrate and the active layer, a high doping level in the active n-layer (2.5 x 10<sup>17</sup> cm<sup>-3</sup>), a short gate length (less than one micron), and smallest possible source and gate-metal resistance.

The general theory of JFETs <sup>(12)</sup> has developed as a result of Shockley's analysis <sup>(13)</sup> using the gradual channel approximation. This analysis has proved useful for long gate devices. It has not been so successful for short gate devices, where the gradual channel approximation does not apply. Thus, along the lines of Yamaguchi et al <sup>(14)</sup>, we approximation in the channel.

To start, usually GaAs FETs are constructed on a semi-insulating or n-substrate with a finite resistivity. However, assume an infinitely high resistivity for the substrate in order to simplify the problem. Consider a Schottky-barrier gate FET structure (without substrate) as shown in Figure 2.3. In a majority carrier device like a FET, fundamental equations describing the operations are Poisson's equation and the current continuity equation.

Marie Director of the Control of the




Figure 2.3: Schematic of a MESFET, Detail

They are given by: (15);

$$\nabla^2 \vee = -\frac{q}{\epsilon} \quad (N_D - n) \tag{2.7}$$

$$\frac{\partial f}{\partial t} = \nabla \cdot J \tag{2.8}$$

Current density and terminal current are expressed as follows (15):

$$J = pv + D \nabla p \tag{2.9}$$

$$J_{\text{total}} = qJ + \epsilon \frac{\delta E}{\delta t}$$
 (2.10)

$$I = \int_{S} J_{\text{total}} \cdot dS$$
 (2.11)

where S is an integration plane surrounding each electrode. The bulk negative differential conductivity effect is used in the velocity-field relation as (16):

$$v (E) = \mu \frac{E + v_s (E/E_o)^4}{1 + (E/E_o)^4}$$
 (2.12)

where  $v_s$  and  $E_o$  are the saturation velocity and the characteristic field respectively (Figure 2.4). The diffusion coefficient D is given by  $^{(14)}$ 

$$D(E) = \frac{kT}{q} \frac{v(E)}{E} + \frac{3}{2} \sim v(E)^{2}$$
 (2.13)

where  $\tau$  is the relaxation time in the energy space (approximately  $10^{-13}$  s for GaAs).

Boundary conditions imposed are  $\binom{(14)}{1}$ :

i) Ohmic contacts for source and drain electrodes,

$$g = N_D (2.14)$$




Figure 2.4: Electron Drift Velocity vs Electric Field for GaAs

ii) a rectifying contact for the gate electrode,

$$V = V_{bi} + V_{G}$$
 (2.16)

where Vbi is the built-in porential, and,

iii) free surface except for the electrodes,

$$\frac{\partial S}{\partial y} = \frac{\partial V}{\partial y} = 0, \text{ at } y = 0 \text{ and } d$$
 (2.17)

In the region below the gate where the stream of carriers continue with constant density and uniform cross-section. We have to solve Poisson's equation assuming a uniform acceptor density and including the space charge of the flowing carriers. A particular solution<sup>(7)</sup> of Poisson's equation is

$$-\frac{\langle e | a^2 \rangle}{2 \epsilon} \left( \frac{(V_g + V_{dif} - V_p)}{\left(\frac{2 \epsilon}{e^{a^2}}\right)} - \frac{(V_g + V_{dif})}{\frac{2 \epsilon}{e^{a^2}}} \right) = V_p \quad (2.18)$$

(where  $\frac{\sqrt{2}}{2}$  is the gate-to-channel potential required to deplete the channel of carriers, and  $V_{dif}$  is the built-in diffusion potential due to the doping difference between channel and gate), everywhere in the stream ( $V_p$  = potential at pinch off and  $V_s$  = potential at saturation), and outside of the stream a potential increasing parabolically toward the gate electrode. Along with the homogeneous solution we have  $\binom{17}{2}$ 

$$V = \sum_{n=-\infty}^{\infty} A_n \cos(2n+1) \frac{1}{2} \frac{1}{a} \exp(2n+1) \frac{1}{2} \frac{1}{a}$$
 (2.19)

where x starts at the pinch off point.

$$V_{sd} = V_p - \frac{2a}{\pi} E_{sat} \sinh \left( \frac{\pi}{2a} L_g \right)$$
 (2.20)

The transconductance  $g_m$ , is defined as the change in drain current didelivided by the change in gate voltage d $V_g$ , holding the potential difference between source and drain  $V_{sd}$  constant, and under velocity saturation conditions we have (18)(19)

$$g_{m} = -\frac{dI_{d}}{dV_{g}} = \frac{g_{o} E_{sot}}{2V_{s} \left(\frac{2E}{g_{o}}\right)} L_{g} \frac{dV_{p}}{dV_{g}}$$
 (2.21)

This is further modified by Lehovec (12) and we end up with

$$I_{d} = \frac{I_{p} \left[ 3(U_{m}^{2} - t^{2}) - 2(U_{m}^{3} - t^{3}) \right]}{1 + Z(U_{m}^{3} - t^{2})}$$
(2.22)

where  $I_p$  = the saturation current in the Schockley case where saturation effects are ignored (Z=0, Um=1) (20)

$$Z = \mu \vee_{p} / L_{g} \vee_{s}$$
 (2.23)

 $\mu$  = the low field mobility

 $V_{\mathbf{p}}$  = the pinch-off voltage

vs = the saturation velocity

$$t^2 = -(V_g + \emptyset) / (V_p + \emptyset)$$
 (2.24)

 $V_g = applied gate voltage$ 

 $\emptyset$  = the junction contact potential, and  $U_m$  is the normalized reduced drain potential given by:

$$U_m^3 + 3U_m (1/Z - t^2) + 2t^3 - 3/Z = 0$$
 (2.25)

The device transconductance  $g_{\rm m}$  and the drain resistance  $R_{\rm ds}$  are given by (21)

$$g_m = \frac{\partial l_d}{\partial V_g} = g_{mo} (U_m - t) / (1 + Z (U_m^2 + t^2))$$
 (2.26)

$$R_{ds} = E_c L_g \left( 1 + Z \left( \bigcup_{m}^{\infty} 2 - t^2 \right) \right) I_d$$
 (2.27)

and, 
$$E_c = .13 \text{ v}_s / \mu$$
 (2.28)

This model is appropriate for devices where the gate length  $L_g$  is of the order of a micron and the field can exceed 3 kV/cm even at low drain volts (3V)  $^{(22)}$ .

## 2.4 Theory of Resistive Mixing

The mixer, can be thought of as an ideal switch <sup>(23)</sup>. "Frequency converters" are used in communications receivers and transmitters, radars, radio and radar astronomy, control systems and many other applications. The frequency converter consists of a "local oscillator" or "pump" and a network containing one or more non-linear devices and means to couple the local oscillator and the input and output signals. This network is called a mixer. Inside the mixer the input signal, which is simply called the "signal", and the local oscillator are "mixed" together in the non-linear device to produce, among other frequencies, the required output frequency which is separated by filtering. The object is to achieve this with the least possible conversion loss, noise and non linear distortion. In hetrodyne receivers, and many other applications, the output signal is called the "intermediate frequency" (IF). This frequency is the difference between the signal and local oscillator frequencies.

positive resistance device (24). Today's semiconductor technology is capable of producing mixer diodes, such as Schottky-barrier diodes, which exhibit almost purely resistive characteristics even at microwave frequencies. And in this respect GaAs has an advantage over Si (25) for high frequency devices in that the electron mobility for n-type GaAs is high, thus leading to higher frequency operation and reduced series resistance losses.

What follows below is the theory of resistive mixers. The mixer is treated as a linear periodically time-varying resistance inserted in a passive linear time-invarient network. The results emphasize the importance of the method of pumping and the proper termination of the out-of-band frequencies on the performance of the mixer. The analysis is limited to deducing the matrix equation relating the input and output frequency voltage and currents from the resistance waveform.

The schematic representation of a mixer is shown in Figure 2.5. This is an ideal microwave-mixer. The input signal is mixed with the pump and the output signal extracted. Typically however, many more frequencies are involved.

For linear mixers pumped with a frequency  $\omega_p$ , the voltage and current can be written from Figure 2.6. This shows the basic electrical mixer circuit, and the equations are; (26)

$$V(t) = \sum_{n=-\infty}^{\infty} V_n e^{j(n\omega} \rho + \omega_0) t \qquad (2.29)$$

$$I(t) = \sum_{n=-\infty}^{\infty} I_n e^{i(n\omega_p + \omega_0)t}$$
 (2.30)

where  $\omega_0$  is the desired output frequency,

 $\omega_p$  is the pump signal frequency,

 $\omega_{in}$  is the input signal frequency.

The rest of the frequency components are undesirable harmonic mixer products. Figure 2.7 shows on the frequency scale, the mixer frequencies involved. The circuit shown in Figure 2.6 has all out-of-band frequencies open circuited. The series circuit is tuned to the input signal and is a short circuit to it, and open





Figure 2.5 (a): Schematic Representation of a Mixer



(<u>:</u>

Figure 2.5 (b): Pumpinga Single Diode Mixer




Figure 2.6: The Diode Resistive Mixer Circuit




Figure 2.7: Frequency Separation and Notation

circuit at all other frequencies. This type of circuit is referred to as an infinite Q circuit; or to be more precise, the series circuit tuned to  $\omega_{in}$  should be defined as a series L and C in the limit when  $L \to \infty$  with  $C = \frac{1}{\omega_{in}^2 L}$ 

This implies  $l_n=0$  for all n,  $n \neq in$ , 0, because the circuit is short circuit for these frequencies only.

Thus, only lin e i  $\omega_{in}^{t}$  and loe i  $\omega_{o}^{t}$  pass through R(t). The mixer equation becomes

$$\begin{bmatrix} V_{in} \\ V_{o} \end{bmatrix} = \begin{bmatrix} R_{0} & R_{1} \\ R_{1}^{*} & R_{0} \end{bmatrix} \begin{bmatrix} I_{in} \\ I_{0} \end{bmatrix}$$
 (2.31)

An important frequency is the image, and the inclusion of this component changes the above system to a three-port equation. Various other mixer analysis techniques are available. These can be with either all out-of-band frequencies are open circuited while all the even-order out-of-band frequencies are short circuited, etc. These each representations give different mixer equations, suited for the particular diode imbedding circuits. Essentially however, the circuits are duals of each other.

The separation of the frequencies for the mixer in different ports can be achieved by appropriate transmission line filters if  $\omega_0 << \omega_p$ . However, the use of symmetry (in a balanced mixer arrangement), and more than one resistance (diode) for the frequency separation is only possible if constant, or generally linear, phase-shifting networks (27) can be built to operate at all the frequencies are

only required to be reactive, or generally to have large reflection coefficients.

Speaking generally still, in practice, a capacitance exists across the time-varying resistance and a fixed resistance exists in series with the combination. For example, these can be the diode junction capacitance and series resistance. In the literature many authors have dealt with this problem having (25), (26), (27) assumed that the junction capacitance short-circuits all the higher order out-of-band frequencies;  $\omega_0$ ,  $|\cdot| > 1$ ; across the time-varying resistance. Thus, only the signal, IF and image frequency voltages were considered. The result is a complex 3 X3 Z-matrix based on the model of the diode parameters. The analysis yields good results if the junction capacitance is large and the series resistance small. Figure 2.8 shows the diode model, valid for devices (GaAs) with negligible charge storage in the foreward region.

The result for optimum conversion loss is, (23)

$$L_{\rm opt} \approx 1 + 2 \,\omega_{\rm s}/\omega_{\rm c} \tag{2.32}$$

where,  $\omega_c << \omega_s$ 

and 
$$\omega_c = \frac{1}{R_c C}$$

This assumes an optimum resistance waveform of a rectangular pulse switching between R<sub>max</sub> and R<sub>min</sub> with the appropriate pulse duty ratio (typically 1/2).

Also assumed is the fact that the level of the local oscillator is much higher than that of the signal; however, this result is only approximate and the signal will see some small non-linear distortion instead of a linear, periodically time-varying resistance.




Fig. Figure 2.8 (a): Strongly Pumped Diode




Figure 2.8 (b): Diode Resistance Waveform

The non-linear device is an exponential diode, and the V-I characteristics are: (1)

$$i = i_s \quad (e^{-x \cdot V} - 1)$$
 (2.33)

where, Is is the diode saturation current. A Schottky-barrier diode is the best known device to exhibit this characteristic over several current decades even at microwave frequencies. However, we have neglected the effects of the diode series resistance, reverse breakdown region and junction capacitance.

Another parameter, equally important as the conversion loss is noise figure (28). In an ideal Schottky-barrier diode at microwave frequencies, the only relevant source of noise is shot noise. This can be accurately described by an emission model, (29) which produces a full shot noise effect identical to that of a temperature limited vacuum diode carrying the same current and neglecting the transit time. The thermal noise is generated due to the diode series resistance. And in a strongly pumped diode with square wave voltage, this will be the only considerable noise source in the mixer. (This is true since in the foreward direction where the shot noise is large, the junction is nearly short circuited, and in the reverse direction the shot noise is negligible). In this case the mixer acts as a passive network at room temperature and the noise figure should be equal to the conversion loss.

## 2.5 FET Mixer Theory

This section begins with yet another look at the basic meaning of mixing. Microwave Mixing, is defined as the conversion of a low power signal, called the RF signal at a frequency, fs, to another signal called the IF at a frequency fo, by combining the RF signal with a higher power signal, called the local oscillator LO, or pump signal at a frequency fp, by means of non-linear devices such as varactors, transistors, vacuum tubes and so an. The nonlinear device output comprises of the following signals:

- (i) the original input signals, the LO and the RF signals,
- (ii) all harmonics of the LO, mfp and the RF signal nfs, (m and n are integers),
- (iii) two primary sidebands, the upper sideband signal, called the sum, at the frequency  $f_p + f_s$  and the lower sideband signal, called the difference at the frequency  $|f_p f_s|$ .
- (iv) a dc level,
- (v) all higher products at the frequencies m  $f_p \stackrel{+}{=} n f_s$

The desired output, commonly known as the intermediate frequency (IF) can either be the lower or the upper sideband. In our case we will discuss the lower sideband as the IF frequency. To present some mixer theory we need to consider the GaAs FET device.

It has widely been recognized <sup>(30)</sup> that GaAs Field Effect Transistors (FET) have very low noise figures of about 3 to 4 dB at X-band. The Schottky-barrier contact, together with the high mobility of the GaAs materials have made it

possible to attain high cut-off frequencies, as high as 50-80 GHz; that is, several times higher than that of silicon bipolar transistors.

Most of the work today on GaAs FETs have been concentrated on the application of FETs as small signal amplifiers (31), oscillators (32), and as power amplifiers (33). The application of GaAs FET as mixers has been lightly treated in the literature (34), (35), (36). So necessarily our building blocks will be the amplifier theory.

The small signal behaviour of a GaAs FET canbe described by the equivalent circuit (37) shown in Fgiure 2.9. In the diagram, the input gate circuit is represented by the gate metallization resistance R<sub>m</sub>, a gate-to-source capacitance C<sub>gs</sub> and the channel resistance R<sub>i</sub>. The capacitance C<sub>dg</sub> represents the gate-to-drain capacitance and R<sub>ds</sub> represents the small signal relationship between the drain current and the gate voltage. R<sub>d</sub> and R<sub>s</sub> are the metallization resistances of the drain and source respectively. Typical element values for NEC V244 FET are shown in Figure 2.9. Not shown in Figure 2.9 is the package parasitics which have effect on the performance of the device at high frequencies. Figure 2.10 shows the packaged FET parasitics which have an effect on the performance of the device at high frequencies. Figure 2.10 shows the packaged FET parasitics (see Appendix C). The most important parasitic element is the gate lead inductance. At high frequencies Lg, Cgs, and Ls form a resonant circuit. Above the resonance frequency the gate inductance dominates the input impedance and the device stops to behave as a voltage controlled device,




Figure 2.9 (a): The Intrinsic MESFET Model




Figure 2.9 (b): Conceptual Cross–Section of a GaAs Schottky-Barrier Gate FET





Figure 2.10: The Packaged MESFET

LEAF 44 OMITTED IN PAGE NUMBERING.



()

Figure 2.11: The FET Mixer Model

The time varying transconductance  $g_{\rm m}$  can be expressed in a Fourier series as  $^{(34)}$ 

$$g_{m} = \sum_{k=-\infty}^{\infty} g_{k} \exp(j k \omega_{p} t)$$
 (2.37)

where  $\omega_p = 2 \, \text{Tr} f_p = \text{the pump signal frequency in radians,}$ 

 $9_k$  = the k th harmonic Fourier coefficient, given by

$$g_{k} = \frac{1}{2\pi} \int_{t_{0}}^{2\pi + t_{0}} g_{m} \exp(-ik\omega_{p}t) d(\omega_{p}t)$$
 (2.38)

where  $t_o =$  an arbitrary time origin. This time origin can always be chosen

such that -

$$g_k = g_{-k}^* \tag{2.39}$$

The inpote current I in and the input voltage Vin are related by the following equation: (see Figure 2.11)

$$V_{in} = I_{in} (R_i + R_s + R_m - i/\omega_{in} C_{gs}) + I_{out} R_s$$
 (2.40)

And similarly, the output voltage is related to the output current by

(see Figure 2.11) -

$$V_{out} = I_{out} (R_{ds} + R_{d} + R_{s}) + I_{in} R_{s} - U(t)$$
 (2.41)

where  $l_{in}$ ,  $l_{out}$ ,  $V_{in}$ ,  $V_{out}$ ,  $\omega_{in}$  and  $\omega_{out}$  represent any of the possible currents and voltages at the frequency  $n\omega_p + \omega_s$   $(n = -\infty \text{ to } +\infty)$ 

To simplify the analysis, only three signals will be allowed to exist at both the input and the output terminals. These signals are:

- i) RF signal at the frequency fs.
- ii) IF signal at the output frequency  $f_0 = |f_s f_p|$ , and,
- iii) LO signal at the frequencý f

iv) See note below. (38)

( ž

Now a set of equations relating the input RF currents and voltage to the output IF voltages and currents can be written down as: (34)

$$V_{is} = (R_{dt} - i/\omega_s C_{gs}) l_{is} + R_s los$$
 (2.42)

$$V_{io}^{*} = (R_{at} - i/\omega_{o} C_{gs}) * I_{io}^{*} + R_{s} I_{od}^{*}$$
 (2.43)

# Note: The effect of the Image Signal (at $2\omega_p - \omega_s$ )

The image signal at the frequency 2  $\omega_p$  -  $\omega_s$  generated by the nonlinear transconductance  $9_m$  will flow through the drain external circuits. In order to recover this power and convert it to the required IF signal, some means of feeding back the image signal to the gate capacitance must be devised. This feedback is necessary because, we assume, that the output drain current depends only on the gate voltage. The FET model of Figure 2.11 shows source contact resistance  $R_s$  (for voltage) and drain gate capacitance  $C_{dg}$  (for current) as possible feedback paths. The conversion process of the image signal to the IF involves the second harmonic Fourier coefficient  $9_2$  of the non-linear transconductance  $9_m$ . If it is assumed that  $9_m$  varies between 0 and a fixed value, over the LO cycle, then  $9_2$  is equal to zero. Thus, the effect of the image signal was considered to be negligible.

$$V_{os} = (R_s + iR_{ds} g_o/\omega_s C_{gs}) l_{is} + R_{dt} l_{os} + iR_{ds} g_i l_{id}/\omega_o C_{gs}$$
 (2.44)

$$V_{od} = (R_s + iR_{ds} g_o / \omega_o C_{gs}) I_{od}^* + iR_{ds} g_i I_{id}^* / \omega_s C_{gs} + R_{dt} I_{od}^*$$
 (2.45)

where  $g_0, g_1$  = the average and the fundamental Fourier coefficients

of gm

$$R_{gt} = R_{m} + R_{i} + R_{s}$$
 (2.46)

$$R_{dt} = R_s + R_d + R_{ds}$$
 (2.47)

 $l_{is}$  = the input current at the RF frequency ( $\omega_s$ )

los = the output current at the RF frequency

lid = the input current at the IF frequency  $(\omega_0)$ 

lod = the output current at the IF frequency.

 $V_{is}$ ,  $V_{os}$ ,  $V_{id}$ , and  $V_{od}$  are similarly defined as

$$\omega_0 = 2 \pi |(f_s - f_p)|$$

(2.48)

Let the impedances seen by the signals at the two ports be designated by  $Z_{id}$ ,  $Z_{od}$ ,  $Z_{is}$  and  $Z_{os}$ 

where  $Z_{id}$  = the IF signal impedance at the input port (gate)

 $Z_{is}$  = the RF signal impedance at the input port (gate)

 $Z_{os}$  = the RF signal impedance at the output port (drain)

Zod = the IF signal impedance at the output port (drain).

The impedance matrix Z describing the relationship between the RF and the IF currents is obtained from the above equations as: (39)

$$\begin{bmatrix} \bigvee_{is} \\ \bigvee_{od}^{\star} \end{bmatrix} = \begin{bmatrix} Z_{11} & Z_{12} \\ Z_{21} & Z_{22}^{\star} \end{bmatrix} \begin{bmatrix} I_{is} \\ I_{od}^{\star} \end{bmatrix}$$
 (2.49)

where 
$$Z_{11} = R_m + R_i + R_s - iXs - \frac{R_s(R_s + iQ_o X_s R_{ds})}{(Z_{os} + R_{dt})}$$
 (2.50)

$$Z_{12} = \frac{-iX_{s} \mathcal{G}_{1}R_{s}}{(Z_{os} + R_{d} + R_{ds})(R_{gt} + Z_{id} - iX_{d})^{*}}$$
(2.51)

$$Z_{21} = i \times 9 i$$
 (2.52)

$$Z_{22} = R_{dt} - \frac{R_s (R_s + iR_{ds} g_o X_s)}{(R_{gt} + Z_{id} - iX_d)}$$
 (2.53)

$$X_{s} = 1/\omega_{s}C_{gs} \tag{2.54}$$

$$X_{d} = 1/\omega_{o}C_{gs} \qquad (2.55)$$

The conversion gain  $k_c$  can be written as (34)

$$G_{c} = \frac{4 R_{d}}{/R_{L}} \frac{|V_{od}|^{2}}{|V_{gs}|^{2}} = \frac{\text{The power IF delivered to load } R_{L}}{\text{The available RF power}}$$
(2.56)

where  $V_{gs}$  is the RF signal source voltage.

Assuming that the external circuit presents impedances  $Z_g$  and  $Z_L$  to the RF and the IF signals, respectively, then we can get the conversion gain as  $^{(34)}$ :

$$G_{c} = \frac{4 R_{g} R_{L} |Z_{21}|^{2}}{|(Z_{22} + Z_{L})^{*} (Z_{11} + Z_{g}) - Z_{12} Z_{21}|^{2}}$$
(2.57)

where  $R_g$  = Real ( $Z_g$ ) = the real part of the impedance seen by the RF in the gate external circuit,

RL = the real part of the impedance seen by the IF signal in the drain external circuit. = Real (21)

The feedback capacitance  $C_{dg}$  increases the input admittance and the reverse transfer admittance,  $Y_{12}$ . The result is a reduced conversion gain. This can be seen by analyzing Figure 2.11<sup>(34)</sup>

$$I_{in} = Y_{11}^{\prime} V_{in} + {}^{i}Y_{12}^{\prime} V_{out}$$
 (2.58)

$$I_{out} = Y'_{21} V_{in} + Y'_{22} V_{out}$$
 (2.59)

where 
$$Y'_{11} = Y_c ((F_\beta + 1/(R_s g_m + 1))) (1 + R_s/R_{ds}))$$
 (2.60)

$$Y_{12} = -Y_c (F_B + R_s/R_{ds}) (1/R_s g_m + 1)$$
 (2.61)

$$Y'_{21} = -Y_c (F_p + R_s/R_{ds}) (1/R_s g_m + 1)) g_m$$
 (2.62)

$$Y_{22}' = Y_c (F_B + (R_s + R_i)/(R_{ds}(R_s g_m + 1)) + 1/(R_{ds}(g_m R_s + 1))$$
 (2.63)

$$Y_c = i \dot{\omega} C_{gs} = gate capacitance admittance at \omega$$
 (2.64)

$$f_{\beta} = C_{dg}/C_{gs} \tag{2.65}$$

Thus, 
$$\begin{bmatrix} I_{is} \\ I_{od}^* \end{bmatrix} = \begin{bmatrix} Y_{11} & Y_{12} \\ Y_{21} & Y_{22}^* \end{bmatrix} \begin{bmatrix} V_{is} \\ V_{od} \end{bmatrix}$$
 (2.66)

where 
$$Y_{11} = Y_{cs} K_1 - (Y_{cs} K_2 + G_0) K_2$$
 (2.67)

$$Y_{12} = \left[ \frac{K_2 Y_{cd} 9_1}{K_1 Y_{cd} + Y_{id}} \right]^* \left[ \frac{Y_{cs} K_2}{(Y_{os} + K_3 + Y_{cs} f_{p'})} \right]$$
 (2.68)

$$Y_{21} = Q_1$$
 (2.69)

$$Y_{22} = K_3 + Y_{cd} F_{p}' - \frac{Y_{cd} K_2 (3_o + K_2 Y_{cd})}{Y_{cd} K_1 + Y_{id}}$$
 (2.70)

$$K_1 = F_0 + 1/(R_s g_{o+1})$$
 (2.71)

$$K_2 = -R_s/R_{ds}(1+R_s g_0 + 1) - F_F$$
 (2.72)

$$K_3 = 1/R_{ds}(1 + R_s Q_{o})$$
 (2.73)

$$Y_{cd} = i | \omega_p - \omega_s | C_{gs}$$
 (2.74)

$$F_{\beta}' = F_{\beta} + (R_{i} + R_{s})/R_{ds}(R_{s}g_{o} + 1)$$
 (2.75)

Yid = Input circuit - gate admittance at IF

 $Y_{os} = Output circuit - drain admittance at RF$ 

$$Y_{cs} = i \omega_s C_{gs}$$
 (2.76)

For the NE244,  $F_P = C_{dg}/C_{sg} = 0.25$ , whereas the  $R_s$  feedback contribution to  $K_2$  is of the order of  $10^{-2}$ .  $K_2$  is a multiplication factor in  $Y_{12}$ .

## CHAPTER 3

#### DESIGN AND CONSTRUCTION

#### Introduction

The intention of this chapter is to describe the circuit design and construction. The discussion starts with a brief theoretical and technological background involved in the design and production of microwave integrated circuits. However, the main intent here is to provide a set of equations relating impedance, wavelength and loss in terms of the width, thickness and length of the printed track. These are state of current MIC theory and technology, and detailed derivation is often based on numerical techniques and experimental analysis. This detail is left to the references listed at the end of the report, and Appendix E.

The actual mixer circuit is, of course, constructed on a MIC realization. This section presents a block diagram of the gate injected local oscillator type mixer. The basic frequencies are -

Fsignal = 6 GHz (5925 to 6425 MHz) injected at the gate terminal.

Typical signal level of -40 dBm. Thus, for all intents a small-signal model of the non-linear mixing device is adequate for the design of matching networks.

F<sub>pump</sub> = 2225 MHz. This is the local oscillator, and is also injected at the gate via a printed circuit diplexer combing the 6 GHz input signal with this 2 GHz pump signal. This pump is typically at +10 dBm, and presents to the gate a

switching signal which is responsible for the transconductance modulation and subsequent frequency translation.

Fout = 4 GHz (3700 to 4200 MHz), This is the IF difference signal,
resulting from (Input-Pump) combination. There are several
other mixer outputs, however in this example, we have
chosen to select this as the desired Intermediate frequency.

The rest of this chapter discusses the details of the mixer circuit realization, and the references for the diplexer design.


## 3.2 The Microstrip Transmission Line

A planer transmission line consisting of a strip conductor separated from a ground plane by a dielectric layer is known as a microstrip transmission line. The Schematic diagram of a microstrip transmission line, shown in Figure 3.1 (a), (1) defines the dimensional parameters of the structure. The characterization of this structure is of great importance because of their increasing use as a guiding structure in microwave circuits. (2), (3) . This section summarizes only some important and useful relations for computing the characteristics of a MIC circuit.

The ceramic substrate is generally a polished (better than 2 microinch surface finish) alumina (99.5% alumina - Al<sub>2</sub>O<sub>3</sub>) and the vacuum
evaporated metallization <sup>(4)</sup> (thin film) is as listed below in Figure 3.1(b).

The initial metal is Cr to provide adhesion of Cu to the alumina. The next metal is Cu. This is the main microwave conductor and is several skin depths thick at these frequencies of operation. The Ni layer acts as a buffer between Cu and Au. The final Au layer is to protect the Cu from tarnishing and to facilitate thermo-compression bonding and conventional soldering of components onto the circuit.

Proximity of the air-dielectric interface with the strip conductor causes a discontinuity in the electric and magnetic fields (see Figure 3.2 at the interface. (2) In fact, there are components of both electrical and



h . SUBSTRATE THICKNESS

t - STRIP CONDUCTOR THICKNESS

W + STRIP CONDUCTOR WIDTH

Figure 3.1 (a): Microstrip Transmission Line

	,	Metallization	Thickness
,		Cr <sub>.</sub>	200Å
1.	Top Side RF Conductor track	Cu	4 micron
		Ni	2000Å
		Au	l micron
,	•	0 ,	•
<b>2.</b> ′ · · ·	Bottom Side	Cr	200Å
	Ground Plane	- Cú ,	4 micron
	, '	N1	2000Å

Figure 3.1 (b): Metallization Scheme




Figure 3.2: Electric and Magnetic Fields in the Vicinity of a Microstrip

magnetic fields in the direction of propagation. The propagation mode is thus not a pure TEM mode. At the present time, one of the most convenient and useful techniques for determining the wave impedance, the phase velocity and the wavelength is that reported by Wheeler. (5) Wheeler 'derived the following expressions for the wave impedance of wide (W/h > 1)and narrow (W/h < 1) lines:

$$Z_{o} = 0.5 \frac{\sqrt{\epsilon_{r}} R_{c}}{\frac{W}{2h} + C + \frac{\epsilon_{r}+1}{2\pi\epsilon_{r}} \ln \frac{\pi e}{2} \left(\frac{W}{2h} + 0.94\right) + \frac{\epsilon_{r}-1}{2\pi\epsilon_{r}2} \ln \left(\frac{\pi e^{2}}{16}\right)}$$

$$\left(\begin{array}{c} \frac{\mathsf{W}}{\mathsf{b}} < \left( \frac{\mathsf{J}}{\mathsf{J}} \right) \end{array}\right) \tag{3.1}$$

$$Z_{o} = \frac{R_{c}}{2\pi} \sqrt{\frac{2}{\varepsilon_{r}+1}} \left[ \ln \frac{8h}{W} + \frac{1}{32} \left( \frac{W}{h} \right)^{2} - \frac{1}{2} \frac{\varepsilon_{r}-1}{\varepsilon_{r}+1} \left( \ln \frac{11}{2} + \frac{1}{\varepsilon_{r}} \ln \frac{4}{11} \right) \right]$$

$$\left(\begin{array}{c} \frac{W}{h} > 1 \right)$$
 (3.2)

where, Rc = wave impedance of free space

 $c = \frac{1}{n} \ln 4$ , edge correction for an infinitely wide microstrip line. = relative dielectric constant.

The wavelength in the microstrip may be calculated using

$$\lambda_{a} = \frac{\lambda_{o}}{\sqrt{\epsilon_{eff}}}$$
 (3.3) .

where  $\lambda_0$  is the fige space wavelength and  $\epsilon_{eff}$  is the effective dielectric constant defined as

$$\epsilon_{\rm eff} = \left[ \frac{Z_{\rm oa}}{Z_{\rm o}} \right]^2$$
 (3.4)

where,  $Z_0$  and  $Z_{00}$  are the wave impedances of a microstrip line with and without the dielectric substrate respectively. The phase velocity in the microstrip is given by:

$$\overset{\text{"V}}{\nabla}_{p} = \frac{V_{pq}}{\sqrt{\varepsilon_{eff}}}$$
(3.5)


where  $V_{pa}$  is the velocity of light in vacuum.

A plot of the wide line approximation (W/h > 1) and the narrow line approximation (W/h < 1) as a function of W/h, Figure 3.3, does not yield a cross-over at W/h = 1 as might be desired or expected. This is because the expression h  $\left(\frac{4}{17}\right)$  is used to account for edge correction for W/h > 1. However, (6) the open end effect in microstrip lines is described by the following relationship:

$$\Delta I = \frac{1}{k} \operatorname{arc} \cot \left[ \frac{4C + 2W}{C + 2W} \cot (kC) \right]$$
 (3.6)

where  $\triangle I$  = apparent increase in length of the centre conductor due to fringe field at open end.

$$k = 2\pi/\chi$$



MICROSTRIP TRANSMISSION-LINE EFFECTIVE DIELECTRIC CONSTANT AS A FUNCTION OF THE

Figure 3.3

and for kC < 0.3; 
$$\triangle I = \left[ \frac{C + 2W}{4C + 2W} \right]$$
 (3.7)

Figure 3.3 shows curve C, incorporating this correction and a definite crossover occurs at W/h = 1. This same edge correction is useful in correcting the lengths of the  $\lambda/2$  resonators used in the design of a coupled line bandpass filters.

A relation to predict the frequency dependence of the effective dielectric constant of the microstrip transmission lines is (7)

$$\epsilon_{\text{eff}} = \epsilon_{\text{r}} \left( 1 - \frac{B}{1 + \omega^2 I^2} \right)$$
 (3.8)

where  $\omega$  is the angular frequency, and,

$$B = 1 - \frac{\epsilon_{\text{ffo}}}{\epsilon_{\text{r}}} \tag{3.9}$$

where  $\epsilon_{\text{effo}} = \lim_{\omega \to 0} \epsilon_{\text{eff}}$  and  $\lim_{\omega \to \infty} \epsilon_{\text{r}}$ 

and 
$$T = 0.11 \text{ (W)}^{0.6} \int_{\epsilon_r - 1}^{\epsilon_r - 1}$$
 (3.10)

The frequency dependence of coupled microstrip lines is determined from:

$$T = 0.11 \left(\omega + \frac{s}{h}\right)^{0.6} Z^2 \sqrt{\epsilon_r - 1}$$
 (3.11)

where s = distance between two coupled lines,

h = substrate thickness,

Z = Even mode impedance/50 for even mode

and Odd mode impedance/50 for odd mode."

For calculation of incremental inductance in microstrip kines (8) the recession in the width of the strip conductor and the recession in the thickness of the strip conductor are used. Also, using the internal impedance formulae for a semi-infinite plane solid conductor with a round conductor at high frequencies (at which the thickness of the conductor is at least twice the skin depth), yields

and 
$$\propto c = \frac{8.68 \, R_s}{2 \, Z_o} \left[ \frac{Tr}{W} + \frac{1}{h} \right] \frac{\frac{W}{2h} + \frac{W/2\pi h}{W/2h + 0.94}}{\frac{W}{2h} + \frac{1}{\pi} \ln \left( \text{Tr } 2 \cdot e \left( \frac{W}{2h} + 0.94 \right) \right) \right]^2}$$
(3.13)

where Zo is the characteristic impedance of the microstrip line and Rs is the surface resistivity of the strip conductor (for copper  $R_s = .00826 \sqrt{f}$ 

[1 + 
$$\triangle$$
 (P/s)  $f$ ]

, where  $f$  is the frequency and  $\triangle$  (P/S)

is the surface roughness correction factor.

We can thus get (8) for calculating MIC conductor loss:

where 
$$\lim_{h \to \infty} f\left(\frac{W}{h}\right) = 1$$

The parasitics associated with impedance discontinuities (such as quarter-wave transformers) are most pronounced as an excessive phase shift The series reactance is described by:

$$\omega L = 2 \frac{Z_{01} W_1^*}{\lambda} \ln \left[ \cos \sec \left( \frac{\pi}{2} \frac{W_2^*}{W_1^*} \right) \right]$$
 (3.15)

where  $\omega L =$  Impedance discontinuity series reactance

Z<sub>01</sub> = characteristic impedance of the transformer section

 $\lambda$  = wavelength

 $W_{1,2}$  = equivalent strip width, where

$$W_n^* = \frac{h_{R_c}}{Z_{on}} \sqrt{\frac{1}{\xi_{eff}}}, \quad n = 1,2$$
 (3.16)

The short reactance may be found by approximating the step discontinuity by an open circuit. Thus electrically, the quarter wave transformer will appear as  $\frac{\lambda}{4} + 2\Delta L$ , where  $\Delta L$  is the extension at the open end of the transformer or step and is converted into an equivalent shunt capacitance.

However, thankfully, most CAD programs like COMPACT, incorporate all these MIC features, and the user merely needs to specify, frequency, impedance, length and loss constant to accurately generate the microwave performance properties.

#### 3.3 The Circuit Design

The design follows the theory developed earlier in this chapter and in chapter 2. The 2225 MHz local oscillator and the swept 5925 to 6425 MHz input signal are diplexed and injected at the gate of the FET. The 3700 to 4200 MHz output signal is taken from the drain. Figure 3.4 shows the FET D.C. operating characteristics. The nonlinear mixing regions are indicated. Approximately (and ideally);

$$I_D = I_{DSS} \left( \frac{1 - V_{gs}}{V_P} \right)^2$$
 (3.17)

neglecting the DC component, we get

$$V_{gs} = L.O. + 6 GHz input$$
 (3.18).

resulting in  $l_D = L.O. + 6 GHz + 2 \times L.O. + 2 \times 6 GHz$ 

The undesired mixing products must necessarily be filtered out and terminated reactively. Figure 3.5 shows a block diagram and Figure 3.6 shows the design layout.

Basically when a sufficiently strong local oscillator signal is applied to the gate of an FET biased close to pinch-off, the drain current will be modulated between zero and the saturation value IDSS. Simultaneously FET transconductance,  $g_m$ , will also vary between zero and its peak value. Figure 3.7. Since  $g_m$  remains fairly constant down to small values of the





Figure 3.4; FET D.C. Characteristics



7 1 Figure 3.5: Block Diagram for a Gate Injected Local Oscillator, Mixer

£.\$

(-)




Figure 3.6: Design Layout for the Gate Mixer




Figure 3.7: Process of Generating Time-Varying Iranscanductance 9 m (t) in the Gate Mixer

( )

the drain current, the  $g_m$  waveform can be regarded as approximating a square wave. For this limiting condition the intrinsic mixer conversion gain is given by (10)

$$G_{C} = \frac{1}{4} \left( \frac{g}{\pi} \frac{m}{\omega C_{g}} \right)^{2} \frac{R_{D}}{R_{g}}$$
 (3.20)

where  $\overline{C}_g$  is the time average of the gate-to-source capacitance and RD and  $R_g$  are the drain and gate resistances. For the one micron gate (NEC) FET, this yields a conversion gain of 7 dB at 6 GHz. The black diagram of Figure 3.5, shows a 2 GHz low pass filter, and a 6 GHz bandpass filter, diplexer and a matching circuit for the gate. The output at the drain is removed by a matching network.

All experimental results quoted were performed with the mixer circuit in integrated form on 0.025 inch thick alumina substrate. All conductors were gold plated. The RF input frequency was 6 GHz, the L.O. signal was at 2225 MHz and the output IF was in the vicinity of 4 GHz. As can be seen from the schematic Figure 3.6, the alumina substrate consists of two parts which lie on common metal base containing a ridge. The two alumina wafers butt against the ridge and connect to the gate and drain terminals of the beamleaded FET package which is mounted, grounded source, on the ridge. (12)

One of the wafers contains the input or R.F. circuitry which appears to the "left" of the FET in the schematic (Figure 3.6). The other wafer contains the 4 GHz 1.F. circuitry.

The 'cheese-slice' bias feed DC circuits, use a high and low impedance transmission line sections in shunt with the principle R.F. circuitry.

The idea here is to reflect, through the  $\lambda$  /4 radial section and the  $\lambda$ /4 high impedance lines, an open circuit for the main R.F. lines. In actuality this circuit provides a broadband ( $\Delta$  f = 2 GHz) open at the main R.F. line, yet is an effective bias feed for the gate and drain voltages.

The d.c. lines are isolated from the outside by use of d.c. blocking capacitors. In this instance they are MIS beam lead 22 pf capacitors. The beam leads make for easy assembly using thermocompression bonding of these devices onto the substrate track. And at our frequencies of interest these blocks represent less than I ohm series impedance to the RF signal, yet are an effective D.C. block. The other end of the bias network is isolated by the use of 'filter-con' type connectors. Essentially they are a T type network, with capacitors shunting to ground. They provide a satisfactory low pass filter and allow for bias stability in the circuit.

The 2 GHz low pass filter has a cutoff frequency of  $f_c = 2.6$  GHz, and is constructed using techniques detailed in H. Howe. (11) This is a Chebyshev type low pass with N = 7. The isolation at 2 LO (4450) and at 6 GHz is 20 and 30 dB respectively. This filter is used to inject the local oscillator into the gate, and by the isolation, also directs the 6 GHz signal into the gate.

The other half of the diplexer is the 6 GHz band pass filter, (11) using half wave side coupled resonators. The centre frequency is 6200 MHz with  $\triangle f = 1000$  MHz. The design is a three-section Chebyshev with isolation of 25 dB at the LO (2225 MHz), and 45 dB at 2 LO (4450 MHz).

The gate matching circuit is then designed such that the 50 ohm output of the diplexer is a practical interface

Due to the extreme difficulty in S-parameter characterization (see Appendix C) of the FET under mixer operating condition, the initial gate matching circuit was chosen similar to that for a single stage 6 GHz amplifier input matching circuit. The design for the partially matching circuits for the input and output, were based on the manufacturer supplied data. See Appendix B. As indicated elsewhere, this approach was intended, at best, to provide a first iteration, and no significant data on 'mixer-bias' FET parameters were available. The manufacturer has, of course, provided small signal FET S-parameters in an amplifier operation. This design was then optimized, empirically, for lowest noise figure, consistent with good gain flatness.

The drain matching circuit was similarily difficult to calculate analytically. The problems of S-parameter characterization led to an initial design of the drain matching circuit which was similar to the 4 GHz single-stage amplifier output match circuit. This design was then optimized empirically, for good gain and gain flatness.

The matter of providing proper reactive termination to the other mixer products, as discussed earlier is the next design constraint. Usually the 25 dB isolation of S12 isolates the gate from the mixer products present at the drain. And these are uncontrollably terminated in the reverse direction. The output circuit has to have some filtering to suppress the L.O. signal from straight forward amplification. A quarter wavelength long stub (at 2225 MHz) at the output placed  $\frac{1}{2}$  (at 2225 MHz) away from the drain terminal of the FET, acts as a short circuit when rotated back to the drain. This reflects the L.O. and its odd order harmonics back into the transistor for some form of L.O. recovery. The mixer also produces the 6 GHz output signal which is amplified and outputted. Also produced are the sum and Tmage frequencies and 2xL.O. signal (4450 MHz) frequencies. For optimum conversion gain, a reactive termination equal to the broadband complex conjugate impedance at these spurious frequencies is needed. To analytically design this is too major a task, and the design is generally empirically tuned for maximum gain. It is assumed that some signal energy reconversion takes place, however (see Appendix C), as the gain achieved is less than calculated, it is also assumed that significant signal energies are lost in these spurious signals. The mixer does need external filtering in the form of a 2xL.O. (4450 MHz) notch filter and a 4 GHz bandpass filter. This testing detail is discussed in the next chapter.

#### **CHAPTER 4**

### EXPERIMENTAL TECHNIQUES AND RESULTS

#### Introduction

The intention of this Chapter is to describe the techniques used to measure the mixer of Chapter 3.3 and to present the results. The performance of a microwave mixer is measured in terms of its three major parameters. These are the conversion gain (and the gain-flatness, defining the bandwidth), noise figure, and carrier-to-intermodulation ratio. The conversion gain equation developed in Chapter 2, has a band pass, frequency dependent shape factor, and the results presented show a marked band pass response. For this measurement of gain, the LO and signal power were carefully calibrated, and with all necessary filtering the 'true' response was measured. Obviously, the circuit had conversion gain!

The noise figure theoretical analysis in a GaAs MESFET mixer is complicated, because the correlation between the intrinsic drain maise and the induced gate noise cannot be neglected, and is also a time-varying function. Thus the analysis, based mainly on Pucel's(1) work, is briefly developed.

Appendix D, presents the detailed equation derivation. The actual measurement technique and set up are shown, and a discussion of the microwave measurements is presented.

The results presented, consider the sensitivity of the mixer to gate and drain bias and to the local oscillator pump level. The mixer tuning is empirical, and optimized for a particular set of conditions. The constraints on the set of bias and pump levels are either minimum noise figure or maximum gain. In all case, gain flatness is a co-requirement, as ripple degrades the carrier to intermodulation performance. Finally, results versus temperature are presented, and hold promise for dramatic performance improvements or new systems applications of the FET mixer.

## 4.2 Noise Figure Measurements

Noise in a microwave FET is produced by sources intrinsic to the device; (2) (3) by thermal sources associated with the parasitic resistances, i.e., the gate metallization and source and drain contact resistances, and by extraneous sources arising from defects in the semiconductor material such as traps. The spectrum of the intrinsic noise is flat, i.e. white noise, extending well beyond the microwave band. The trap noise, generally, shows a rapid drop with frequency, often exhibiting I/f - character. As such it is more pronounced in the IF (below 100 MHz) frequency band than in the signal band.

The basic principle of operation of the field-effect transistor was first described by Shockley, (13, Ch.2) who assumed a constant mobility throughout the conducting channel regions. Var der Ziel, in a series of classic papers; used Shockley's model to derive the small-signal parameters and intrinsic noise properties of the FET. (4) Van der Ziel showed that the intrinsic noise is thermal in origin, and can be represented by two white noise generators, one in the drain circuit, and one in the gate circuit. The gate noise generator, which represents the noise induced on the gate electrode by the passing fluctuations in the drain current, is partly correlated with the drain noise generator.

The constant mobility model of Shockley and Van der Ziel, though applicable to long-gate devices, does not apply to microwave devices whose

gate lengths are in the micron range. For these devices, when biased in the current saturation regine, the average value of the longitudinal dc field in the channel is in the range where the mobility is a decreasing function of the field, and indeed, where the carrier velocity is approaching a constant ("saturated") value. Consider, for example, a typical case of a GaAs FET with a one micron gate operating with a drain voltage of 3V. The average longitudinal channel field is 30KV/cm, approximately ten times the threshold value at which the velocity begins to saturate. Thus, the effects of velocity saturation must be included in any model of a GaAs FET designed for microwave operations.

Velocity saturation within the channel not only modifies the small-signal parameters, but the noise performance as well. Many workers have introduced some aspects of velocity saturation into their FET models, though none of these models include the diffusion noise introduced by electrons experiencing velocity saturation, or the effect due to the intervalley scattering of the electrons from the low mobility to the high mobility valleys. (7) Statz (6) has derived the small signal noise behaviour of the FETs, taking into account the saturation velocity behaviour and the high field diffusion noise (this is the dominant intrinsic noise of microwave GaAs PETs).

Based on the above introduction, a brief development of the noise figure model will be given. This is based on Statz's (6) and Pucel's (1), (10) work.

# Thus we have:

Thermal noise, caused by the random motion of the carriers in a conduction medium. The noise voltage or current generated by a conducting medium with a resistance Rg at a temperature T and in a small bandwidth B is given by

$$\overline{v}^2 = 4kTBRg (Nyquist's theorem) (4.1)$$

$$\overline{i}^2 = 4kTB/Rg \tag{4.2}$$

where k= Boltzman's constant and

 $\frac{-2}{v}$  and  $\frac{-2}{i}$  are the mean square noise voltage and current respectively.

(ii) The shot noise is caused by the discreteness of the charge carriers and the random fluctuations in the number available for conduction at any given time. The shot noise current resulting from a dc carrent I flowing is given by

$$\bar{I}^2 = 2q \hat{I} B$$
 (4.3)

where q = the electronic charge.

- (iii) The I/f noise can be attributable to
  - (a) carrier trapping at crystal dislocations,
  - (b) formation of an additional depletion region on the channel surfaces resulting from surface contamination, and,
  - (c) the generation and recombination of the carriers in the space charge region. (8)

I/f noise can be minimized by passivation of the FET surface and by having a buffer layer between the active epitaxial layer and the semiconductor substrate. In our case, the NE244 device has both a SiO<sub>2</sub> passivation as well as an intrinsic buffer layer. And more over, as can be seen from Figure 4.1, showing data from three separate studies on I/f noise, at our frequencies of interest I/f noise is not a significant factor in contributing to the overall mixer noise figure.

Following Pucel, (10) Figure 4.2, shows the equivalent circuit noise model of a GaAs MESFET, for the frequency range beyond 1/f noise. The average noise current, ind, represents the thermal channel noise, and is expressed (based on transmission line properties) as:

$$\frac{1}{100} = 4 \text{ kTBgm} \left[ P(V_{gs}, V_{gd}) + S(\omega C_{in})^2 / g_m \right]$$
(4-4)

where P is a factor dependent on the gate to source,  $V_{gs}$  and gate to drain,  $V_{gd}$  voltages

S is a constant also dependent on  $V_{gs}$  and  $V_{gd}$   $C_{in}$  is the input gate circuit capacitance, and,  $g_m$  is the saturation transconductance.

For mixer applications, the FET is usually operated in the saturation region.

The limiting values for P and S, as given by Pucel is: (10)

$$P (V_{gs'}, V_{gd}) = 2/3,$$
 (4-5)

and  $S(V_{gs}, V_{gd}) = 0.15$  for  $V_{gd} = V_p$  = the pinch off voltage (4-6)

Thus the mean squared drain noise current ind at the IF frequency is then

expressed as:

$$i_{nd}^{2} (\omega_{o}) = 4 kTBg_{m} (2/3 + (\omega_{o}C_{in})^{2} S/g_{m})$$
 (4-7)





Figure 4.1: MESFET I/F Noise



Noise Figure Model of the FET

is. 4.2

And the gate mean square induced noise, from Pucel, (10) is given by:

$$ing^2 (\omega_s) = 4kTB (\omega_s C_{jn})^2 (g_m R)$$
 (4-8)

Where  $\omega_s$  is the RF signal frequency, and ignores the LO signal noise contribution, also ignored are the noise sources at the spurious mixer frequencies. The lengthy calculations are duplicated in Appendix D, and the result is presented here for the minimum noise figure

$$F_{min} = 1 + 2G_n (real (Z_{cor}) + R_g (opt))$$
 (4-9)

where 
$$G_n = \frac{g_d R_{ds}^2}{Z_{21}^2}$$
 (4-10)

 $Z_{cor} =$ the FET mixer correlation impedance

$$= \frac{Z_{11} - i C (R_{1} - i X_{s}) Z_{21} (g_{gr}/g_{dn})^{\frac{1}{2}}}{R_{ds}}$$
 (4-11)


 $R_{q}(opt) = optimum source impedance$ 

= 
$$(\text{Real } (Z_{cor}) + R_n/G_n)^{\frac{1}{2}}$$
 (4-12)

The experimental setup for the FET mixer with drain injected local oscillator is shown in Figure 4–3 with Table 4.1 giving the list of equipment used. (11)

clean and stable RF signal generator, implies that the microwave signal source should have sufficient filtering such that the signal being injected into the FET drain is essentially a single frequency signal. There are no measurable sidebands or harmonics. The signal generator should also be stable with respect to time, and drift in frequency of the applied local oscillator signal should be

Some of the equipment and terms used are defined below:



Noise Figure Setup

Figure 4.3

### TABLE 4.1: LIST OF EQUIPMENT FOR FIGURE 4.3

## Description

- Clean and stable RF signal generator (+16 dBm O/P power)
   2 to 3 GHz frequency range
- 2 2 GHz Coax isolator
- 3 10 dB 2GHz Coax directional coupler 1
- 4 Frequency counter, 2 to & GHz range
- 5 2 GHz variable microwave attenuator
- 6 2 GHz coax isolator
- 7 Clean and stable RF sweep generator (+10dBm O/P power) 3 to 5 GHz frequency range
- 8 4 GHz coax isolator
- 9 10 dB 4 GHz coax directional coupler
- 10 Detector diode for automatic sweep levelling of generator
- 11 4 GHz variable microwave attenuator
- 12 4 GHz coax isolator
- 13. Solid state noise source calibrated
- 14 6 GHz coax isolator calibrated
- 15 4 GHz noise figure test set mixer
- 16 Noise figure test set preamplifier
- 17 Noise figure test set control box

FET mixer local oscillator power circuit

Noise figure test set load oscillator power circuit

Noise figure test set

Table 4.3

Mixer Operating Conditions

		∨D\$( <b>*</b> )		I <sub>DS</sub> (mA) L.O.(dBm)		
· •••	Absolute Maximum Ratings	5.0	-10.0	100	,	
-	Operating point for best Gain	-	,	-	ч	-
,	Frequency response	4.0	-4.0	6	+11	

Note: The L.O. injection filter has 1.0 dB loss, thus actual Local Oscillator drive required at the gate is +10 dBm.




Figure 4.5: Gate Mixer Gain Frequency Response.

Figures 4.6, 4.7 and 4.8 show the sensitivity of the Gain frequency response to the Gate Bias, and local oscillator drive level. (15) Figure 4.9 shows the 2 f<sub>s</sub> - 4 f<sub>LO</sub> level compared to the output signal level. Note, this is done with the input signal equal to -25 dBm, and in a satellite receiver the expected operating level is -40 dBm. This should result in 15 dB better carrier to spurious (intermod) ratio. As can be seen, the spurious is completely suppressable by minor bias adjustment. The Gain, and gain flatness are minimally affected.

Figure 4.10 shows mixer response over temperature, and as can be seen, gain improves linearly with temperature. This can have a useful application in automatic receiver gain temperature compensation schemes, or in general lower noise receiver applications. These ideas are discussed further in the next section. Figure 4.11 and 4.12 show the noise figure measurement results and the actual corrected data is presented in Figure 4.13. This graph was calculated using the formula detailed in the text above, (4.14) to correct for the reference noise figure and input circuit losses. The operating bias for best gain and best noise figure, are, as usual, not the same. (16)




Figure 4.6: Sensitivity of Gain Frequency Response to Gate Bias




Figure 4.7: Sensitivity of Gain Frequency Response to Drain Bias




Figure 4.8: Sensitivity of Gain Frequency Response to Local Oscillator Drive




Figure 4.9: Sensitivity of the (2 fs - 4 fLO)Spurious to the Gate Bias





Figure 4.10:

Mixer Gain versus Temperature






Figure 4.13: Noise Figure versus Frequency

# 4.5 Topics for Further Research

This section is a synopsis of new ideas regarding FETs and their circuit application as mixers for microwave communications. These new trends in device fabrication, and satellite configuration have promises of still further performance improvements. Thus the ideal FET mixer will contain the latest of these ideas.

Some of these are discussed below:

The results presented were based on a NE24406 packaged MESFET. This has a 1 pmg long aftel 300 pm wide aluminum gate, with 1 pm gate-to-drain and gate-to-source spacing. Epilayer is 0.4 µm thick with 1.5  $\times$  10<sup>17</sup> cm<sup>-3</sup> doping density and a buffer layer is used between the epilayer and the substrate. The ohmic contacts use Au-Ge/Pt metallization and Ti/Pt/Au metallization is used for the bonding pad. The latest state-of-the-art devices (17) have a 0.2 µm long gate. And although the gate metallization is still aluminum, a high reliability Intermetal structure is used before the gold bond wire. This device, fabricated using ion implementation has an active layer doping of 5 x 10 18 cm-3. The overall effect is higher frequency of operation (for use in the 14/12 GHz satellite system) and at low frequencies results in lower noise figure and higher associated gain. Figures 4.14<sup>(18)</sup>, 4.15<sup>(18)</sup> and 4.16<sup>(18)</sup> show the variation of Gain and Noise Figure versus gate length, doping density, ND, and channel thickness. This shows that at each frequency of operation it is possible to optimize the device




Figure 4.14: Calculated Gate-Length dependance on the Unilateral Power Gain and minimum Noise Figure at 4 GHz




Figure 4.15: Calculated Doping Density dependance of the Unilateral Power Gain and minimum Noise Figure at 4 GHz




Figure 4.16: Calculated Channel-Thickness dependance of the Unilateral Power Gain and minimum Noise Figure at 4 GHz

parameters, such that improved performances are possible.

- results showing performance versus temperature in Figure 4.10 show that gain improved with cooling. This trend is also true for noise figure, that is, noise figure improves with cooling. This is especially important at higher frequencies when package parasitics reduce performance limits.

  Recent results on amplifiers (19) have shown over 1.5 dB noise figure and 0.8 dB associated gain improvement with cooling from +25°C to -100°C.

  See Figure 4.17. (20) Of course, the problems of achieving (via radiation coolers) or designing (S-parameter data) for these temperatures are not trivial; the promise of such significant performance make it an important area of research. The published results show that for an amplifier, cooling below 150°K becomes rapidly ineffective and that operation in the 175 to 200°K area yields the biggest improvements in terms of noise figure versus cooling difficulty.
- As mentioned above, package parasitics contribute to performance limitations at the higher frequencies, (21) and especially for mixers certainly other configurations are desirable. These are, a self bias realizability, and a self oscillating configuration (22) for the FET mixer. Also possible is to inject the L-O into the drain. (20) Thus in the case of a 'drain-mixer', the L.O. is injected into the drain circuit with resultant modulation of the drain resistances between a low and high value corresponding to the saturated electron flow in the channel. (Figure 4-18).




Figure 4:17: Variation of Conversion Gain and Noise Figure with Ambient Temperature




Figure 4.18 Generation of Time Varying Resistance in the Drain Circuit

An accurate estimate of the intrinsic conversion gain is more difficult to this case as both the resistance and the transconductance are modulated. However, it can be reasoned that the drain mixer will yield a considerably lower noise figure, probably due to the parametric upconversion of the low frequency noise in the FET to the output frequency, in the case of the gate mixer. With the gate Schottky-barrier remaining in the reverse bias condition over the whole of the L.O. cycle, the variation of the depletion layer width results in the corresponding capacitance modulation. In the drain mixer, very little gate capacitance modulation takes place.

Figure 4.19 shows a block diagram of the drain mixer. A low pass filter in the drain circuit are used to separate the L.O. and the output signal. Figure 4.20. This circuit is very suitable for low I.F. applications. Figure 4.21 and 4.22 show test results. However, the most significant new design is a dual gate FET. Until recently, most FET mixers were realized using devices designed for amplifier use; the design of the dual gate FET, is an indication that semiconductor engineers are catering to mixer designer demands. This type of FET is ideally suited for use as a gate mixer, where the input and L.O. are fed in at the separate gates. Perhaps a similar, multiple-drain, power FET is necessary for drain mixer realizations. It is clear that more investigation is necessary both in the device technology and the circuit techniques to realize more optimum mixer performance.




Figure 4.19 Block Diagram for a Drain Mixer






Figure 4.20:

Drain Mixer Circuit





Drain Mixer Noise figure results

Figure 4.22

It has long been established that the electron velocity-field characteristics on the basis of higher peak-to-valley ratio (3.5 in InP and 2.2 in GaAs) leads to an efficiency improvement by a factor of 2 for InP over GaAs (Figure 4.23). This offers higher frequency operation with lower noise figure than current GaAs devices using the same geometries. (21) And as sub-half-micron gate length technology becomes commercially feasible, in the noise and bandwidth trade-off, the compromise favours InP at higher frequencies. The devices await further development of the InP technology, particularly in the growth of high quality buffer layers and the fabrication of improved Schottky barrier gates.




Figure 4.23: Unity Gain Frequency versus Gate Length, compared for Si, GaAs, and InP.


#### CONCLUSION

The theoretical analysis and experiments on FET mixers presented in this literature review, refer to the FET mixer in which the RF and the LO signals are fed into the gate. Frequency conversion is possible through the non-linear modulation characteristic of the transconductance of m. The motivation behind this study was because it is no longer possible to meet the growing demands on the transmission capacity of intercontinental communications network with submerged cable alone. Developments in the field of satellite engineering were needed to create additional high-quality communications links to cover great distances.

The use of the FET mixer, with both low noise figure and conversion gain offer a dramatic improvement over the resistive mixer type integrated front ends. Figure 5.1 compares receiver noise figures for the two cases. The benefits of conversion gain are further useful in reducing post-down-conversion amplification. This improves the carrier-to-intermod performance of the entire receiver.

Perhaps, it is appropriate to review the major topics of this report before commenting on the main ideas. The paragraph below summarizes the operation of a MESFET.

The device consists of a semiconductor substrate, usually GaAs, two contacts at both ends called the drain and the source. The substrate



The low noise amplifier characteristics

$$NF = 4 dB$$

$$G = 10 dB$$

The FET mixer

$$G_C = +3 dB$$

The High Gain Amplifier characteristics

$$G = 50 dB$$

Overall Receiver Gain and Noise Figure characteristics

FET Mixer Case

$$NF = 4.56 dB$$

$$G = +63 dB$$

Diode Mixer Case \*

Diode Mixer

NF = 4.5 dB

 $G_c = -4.5 dB$ 

$$G = 55.5 dB$$

Figure 5.1: System Calculations for a Satellite Receiver

material is mostly n-type because of the large electron mobility. The current flow from the drain to the source is by the majority carriers and can be controlled by voltage applied to a third terminal called the gate. The applied gate voltage causes the metal to semiconductor space charge layer to either widen or shorten (Figure 2.1). The widening and shortening of this layer has a modulating effect on the current through the device.

When the large signal local oscillator voltage pumps the Schottky-barrier gate, the result is a modulated (switched) transconductance which leads to frequency conversion, and amplification. Thus the fundamental mixer is realized. To optimize this circuit for best conversion gain and lowest noise figure, exhaustive, iterative circuit analysis is necessary. All published results, are based on empirical tuning of the FET mixer circuit to achieve, at best, local optimas in the performance. Aside from reactively terminating a few important spurious mixer products, it is not possible to control terminations for the rest. Especially true for microwave frequencies, it is simply not within the current state-of-the-art to analytically design a FET mixer circuit for optimum performance.

It is for this reason that there exists a significant gap between theory and results as presented in this review. The use of FET as microwave mixer in satellite communications is fairly novel, and most authors (except Bura/Dikshit) discuss If in the order of 70 MHz. For use in a satellite downconverter, the realities of 500 MHz bandwidth of 0.1 dB flatness, at 6/4 GHz, virtually force

an empirical, rather than analytical, design approach.

The circuit construction and realization were on MIC, and here, it was not intended to present a detailed expose of MIC design data, but merely to review some important circuit parameters. Like everything at microwave frequencies (above 2 GHz), experimental and numerical techniques are in close corelation, and analytic approaches are approximate or unwieldly. The circuit for the 6/4 GHz gate injected local oscillator mixer circuit design was calculated to a first iteration, but significant bench tuning was needed to meet performance specification. The status of acceptable 'mixer-bias' S-parameters has been adequately discussed elsewhere in the main text and appendix. The results quoted are based on the author's own work and necessarily some of the design details are proprietory to the company.

These results are the best to-date performance data on FET mixers for communications satellites. (1) However, a conversion gain in excess of 18 dB, (but with IF of 70 MHz), and noise figure less than 6 dB, using a dual gate, half-micron FET has been reported. (2) This, along with Chapter 4.5, points the path for future development and studies, and holds the promise for true optimum mixer design.

#### LIST OF REFERENCES

#### CHAPTER 1

- 1. R. Dikshit, P. Bura, P. Mercer "6/4 GHz FET Receiver", Technical Report, RCA Report # MNLD-76-TR-015.
- 2. J. Sitch and P. Robson, "The Performance of GaAs FET As Microwave Mixers", per Proc. IEEE, Vol. 61, pp. 399-400, March 1973.
- 3. R. Pucel, D. Masse and R. Bera, "Integrated GaAs FET Mixer Performance at X-Band", Electronics Letters, Vol. 11, pp. 199–200, May 1975.
- P. Bura and R. Dikshit, "FET Mixers with the Drain LO Injection", Electronics
  Letters, Vol. 12, pp. 536-537, Sept. 1976.
- C. Liechti, "Microwave Field-Effect Transistor 1976", IEEETrans. on
   Microwave Theory and Techniques, Vol. MTT-24, No. 6, pp. 279-300,
   June 1976.
- 6. H. Cooke, "Microwave FET A Status Report", International Solid-State Circuits

  Conference, Digest of Technical Papers, pp. 116-118, San Francisco, Feb. 1978.

## CHAPTER 2

- 1. S. Sze, "Physics of Semiconductor Devices", Wiley, 1969.
- P. Ludguist, "A Model Relating Electrical Properties and Impurity Concentrations in Semi-Insulating GaAs", Journal of Applied Physics, Vol. 48, pp. 1262-1267, March 1977.
- R. Dikshit, "GaAs Schottky-Barrier Mixer Diode", Term Paper, Elec-N-722,
   Concordia University, May 1977.

- 4. W. Tantraporn, "On the Study of Metal-Semiconductor Contacts", IEE Trans.

  Electron Devices, pp. 331-338, March 1972.
- 5. M. McColl, "Conversion Loss Limitation on Schottky-Barrier Mixers", IEEE

  Trans Microwave Theory and Techniques, pp. 54-59, Jan. 1977.
- E. Denlinger, "High Performance Mixer Diodes", International Electron
   Devices Meeting, Technical Digest, pp. 87–89, Washington, Dec. 1976.
- 7. G. Wrixon, "Low-Noise Diodes and Mixers for the 1-2 mm Wavelength Region",
  IEEE Trans. Microwave Theory and Techniques, pp. 1159-1165, Dec. 1974.
- 8. C. Liechti, "Microwave Field Effect Transistors 1976", IEEE Trans on Microwave Theory and Techniques, Vol. MTT-24, No. 6, pp. 279-300, June 1976.
- J. Ruch and W. Fawcett, "Temperature Dependence of the Transport Propertiesof Gallium Amenide Determined by a Monte Carlo Method", J. Appl. Physics,
  Vol. 41, August 1970.
- 10. R. Dawson, "Equivalent Circuit of the Schottky-Barrier Field-Effect Transistor at Microwave Frequencies", IEEE Trans. on Microwave Theory and Techniques, Vol. MTT-23, No. 6, pp. 499-501, June 1975.
- B. Hewitt, H. Cox, J. Dilarenzo, W. Schlosser and D. Iglesias, "Low-Noise GaAs MES FETs", Electronics Letters, Vol. 12, No. 12, pp. 309-310,
   10th June 1976.
- 12. K. Lehovac, "Voltage-Current Characteristics of GaAs JSET in the Hot Electron Range", Solid State Electronics, Vol. 13, pp. 1415-1426, Oct. 1970.
- 13. W. Shockley, "A Unipolar FET", Proc. IRE, Vol. 40, pp. 1365-1376,

  Nov. 1952.

- 14. K. Yamaguchi, S. Asai and H. Kodera, "Two-Dimensional Numerical Analysis
- of Stability Criteria of GaAs FETs", IEEE Trans. on Electron Devices, Vol. ED-23, No. 12, pp. 1283-1289, Dec. 1976.
- 15. W. Hwang, "Lecture Notes" Elec-N-722, Concordia University, Jan. 1977.
- 16. J. Cooper and M. Gupta, "Microwave Characterization of GaAs MES FET and the Verification of Device Model", IEEE Journal of Solid-State Circuits, pp. 325-329, June 1977.
- 17. R. Pucel, D. Masse and C. Knumm, "Noise Performance of a GaAs FET",

  Proc. 1975, Cornell Conference on Active Semi-Conductor Devices for Microwave
  and Integrated Optics, pp. 265-276.
- C. Liechti, E. Gowen and J. Cohen, "GaAs Microwave Shottky-Gate FET",
   1972 Int'l. Solid State Circuits Conference, Digest of Technical Papers,
   pp. 158-159.
- 19. R. Zuleeg, "Solid State Electronics", Vol. 10, pp. 599, 1967.
- D. Surana and J. Gardiner, "Gain and Distortion Properties of FET Mixers and Modulators", IEEE Trans. on Electromagnetic Compatibility, Vol. EMC-16, No. 1, pp. 29-38, Feb. 1974.
- 21. P. Bura and R. Dikshit, "FET Mixers for Communications Satellite Transponders", 1976 MTTS, International Microwave Symposium, pp. 90-92, June 1976.
- 22. S. Asai, S. Okazaki and H. Kodera, "Optimized Design of GaAs FETs for Low-Noise Microwave Amplifiers", Solid State Electronics, Vol. 19, pp. 463-470, 1976.
- 23. A. Saleh, "Theory of Resistive Mixers", Phd Thesis, M.I.T., Jan. 1970.

- 24. I. Docherty, "Some Solid State Devices for Frequency Converters", Proc. IEEE, Australia, Dec. 1964.
- 25. R. Pound, "Microwave Mixers", MIT Radiation Laboratory Series, Vol. 16,
  McGraw Hill, 1948.
- 26. E. Herold, "Frequency Mixing in Diodes", Proc. IRE, Oct. 1963.
- 27. D. Tucker, "Circuits with Periodically-Varying Parameters", Van Nastrand, 1964.
- 28. M. Barber, "Noise Figure and Conversion Loss of the Schottky-Barrier Mixer Diode", IEEE Trans. on Microwave Theory and Techniques, Nov. 1967.
- 29. A. Van der Ziel, "On the Shot Effect of p-n Junction", IRE, Trans. on Electron Devices, Nov. 1952.
- 30. H. Cooke, "Microwave FETS A Status Report", International Solid-State

  Circuits Conference, Digest of Technical Papers, pp. 116-118, San Francisco,

  Feb. 1978.
- 31. N. Slaymaker, R. Soares and J. Turner, "GaAs MES FET Small Signal X-Band Amplifiers", IEEE Trans-on Microwave Theory and Techniques, Vol. MTT-24, No. 6, pp. 329-337, June 1976.
- 32. M. Maeda, S. Takahashi and H. Kodera, "CW Oscillations Characteristics of GaAs Schottky-Barrier Gate Field Effect Transistor", Proc. IEEE, Vol. 63, pp. 320-321, Feb. 1975.
- 33. H. Tserng, H. Macksey, F. Doerbeck and W. Wisseman, "X-Band MIC GaAs

  Power FET Amplifier Module", International Solid-State Circuits Conference,

  Digest of Technical Papers, pp. 122-124, San Francisco, Feb. 1978.

- 34. R. Pucel, D. Masse and R. Bera, "Integrated GaAs FET Mixer Performance at X-Band", Electronics Letters, Vol.-II, No. 9, 1st May 1975.
- 35. R. Pucel, "Performance of GaAs MES FET Mixers at X-Band", IEEE Trans. on Microwave Theory and Techniques, Vol. MTT-24, No. 6, pp. 351-360, June 1976.
- 36. O. Kunita and R. Morita, "Microwave MES FET Mixer", HEEE Trans. Microwave Theory and Techniques, Vol. MTT-24, No. 6, pp. 361-366, June 1976.
- 37. G. Vendelin and M. Oman, "Circuit Model for the GaAs MES FET Valid up to 12 GHz", Electronics Letters, Vol. 11, pp. 60-61, Feb. 1975.
- 38. B. Lariou and J. Leost, "GáAs FET Mixer Operation with High Intermediate Frequency", Electronics Letters, Vol. 12, No. 15, pp. 373-375, July 1976.
- 39. B. Himsworth, "A Two-Dimensional Analysis of Gallium Arsenide Junction

  Field-Effect Transistor with Long and Short Channel", Solid-State Electronics,

  Vol. 15, No. 12, Dec. 1972.
- 40. M. Ogawa, K. Ohata, T. Furutsaka and N. Kawamura, "Submicron Single-Gate and Dual-Gate GaAs MES FETs with Improved Low Noise and High Gain Performance", IEEE Trans. on Microwave Theory and Techniques, Vol. 24, No. 6, pp. 300 to 305, June 1976.

1. M.A.R. Gunstern and J.R. Weale, "The Transmission Line Characteristics of Microstrip", The Marconi Review, Third Quarter, pp. 226-243, 1969.

- E. Yamashita and R. Mitra, "Variational Method for Analysis of Microstrip Lines", IEEE Trans. Microwave Theory and Techniques, Vol. MTT-16, pp. 251-256, April 1969.
- C.P. Hartwig, D. Masse and R.A. Pucel, "Frequency Dependent Behaviour of Microstrip", G-MTT International Microwave Symposium, Detroit, Michigan, pp. 110–116, May 1968.
- 4. P. Troughton, "The Evaluation of Alumina Substrates for Use in Microstrip

  Microwave Integrated Circuits", 1969 European Microwave Conference, IEEE

  Conference Publication 58, pp. 49–52, 1970.
- 5. H.A. Wheeler, "Transmission Line Properties of Parallel Strips Separated by a Dielectric Sheet", IEEE Trans. Microwave Theory and Techniques, Vol. MTT-13, pp. 172-185, March 1965.
- 6. O. Jain, V. Makios and W. Chudobiak, "Open-End Edge Effects in Microstrip
  Transmission Lines", IEEE Trans./Microwave Theory and Tech. Vol. MTT-20,
  Sept. 1972, pp. 626-628.
- K. Mehmet, M. McPhun and D. Michie, "Simple Resonator Method for Measuring Dispersion of Microstrip", Electron Lett. Vol. 8, No. 6, pp. 165-166,
   March 23, 1972.
- 8. O. Jain, "Conductor Losses in Microstrip Transmission Lines", IEEE Irans. on MTT, Vol. MTT-21, Sept. 73.
- 9. O. Jain, J. Wight, W. Chudobiak, and W. Maikos, "Equivalent Circuits of Microstrip Impedance Discontinuties and Launchens", IEEE Trans. on Microwave Tehory and Tech. Vol. MTT-22, Jan. 1974.

- R. Dikshit, P. Bura, P. Mørcer, "An all-FET 6/4 GHz Receiver, IEÈE,
  International Solid State Circ@its Conference, Feb. 1977, Philadelphia.
- 11. H. Howe Jr., "Stripline Circuit Design", Aertech House, 1976.
- 12. J. Frey, "Microwave Integrated Circuits", Aertech House 1975.

- 1. R. Pucel, D. Masse and C. Knumm, "Noise Performance of Gallium

  Arsenide Field Effect Transistors", IEEE Journal of Solid State Circuits,

  Vol. SC-11, No. 2, April 1976, pp. 243-254.
- 2. A. Van der Ziel, "Noise, Sources, Characterization, Measurement",
  Prentice-Hall Inc., Englewood Cliffs, N.J., 1970.
- H.F. Cooke, "Microwave FETs A Status Report", 1978, IEEE International
   Solid State Circuits Conference, Digest of Technical Papers, Feb. 1978,
   San Francisco pp. 116-118.
- 4. A. Van der Ziel, "Thermal Noise in FETs", Proc. IRE, Vol. 50, Aug. 1962.
- W. Beachtold, "Noise Behaviour of GaAs FETs with Short Gate Length", IEEE Trans.
   on Electron Devices, Vol. ED-19, May 1972.
- 6. H. Statz et al, "Signal and Moise Properties of GaAs Microwave FETS", in Advances in Electronics and Electron Physics, Vol. 38, New York Academic Press, 1975.
- 7. J. Frey, "Effects of Intervalley Scattering on Noise in GaAs and InP Field-Effect Transistor", IEEE Trans on Electron Devices, Vol. ED-23, No. 12, Dec. 76, pp. 1298-1303.

- D. Sodini, A. Touboul, G. Lecoy and M. Savelli, "Generation –
  Recombination Noise in the Channel of GaAs Schottky-Gate FETs",
  Electronic Letters, Vol. 12, 22 Jan. 1976.
- 9. H. Statz, H. Haus and R. Pucel, "Noise Characteristics of Gallium Arsenide Field-Effect Transiston", IEEE Trans. on Electron Devices, Vol. ED-21, No. 9, Sept. 1976.
- 10. M. Sucher and J. Fox, "Handbook of Microwave Measurements Vol III",

  John Wiley and Sons, Inc. 1963.
- 11. "Microwave Power Measurement", Applications Note Sixty-four Hwelett-Packard.
- 12. O. Kurita and K. Marita, "Microwave MES FET Mixer", IEEE Trans. on Microwave Theory and Techniques, Vol. MTT-29, No. 6, June 1976
- P. Bura and R. Dikshit, "FET Mixers for Communication Satellite Transponders",
   1976 MTTS, International Microwave Symposium, June 1976, pp. 90–92.
- 14. R. Englemann and C. Liechti, "Bias Dependence of GaAs and InP MES FET

  Parameters", IEEE Trans. on Electron Devices, Vol. ED-26, No. 11, Nov. 1977

  pp. 1288-1296.
  - 15. D. Sodini, G. Lecoy, D. Rigaud and M. Rolland, "Impedance and Noise in the Channel of a GaAs Schottky-Gate FET", Solid State Electronics,

    July 1977, Vol. 20.
  - 16. Plessey Co. Limited, 1978 ISSCC discussion with J. Turner.
- 7. S. Asai, S. Okazaki and H. Kodera, "Optimized Design of GaAs FETs for Low-Noise Microwave Applifiers", Solid State Electronics, 1976, Vol. 19, pp. 463-470.

- 18. R.E. Miller, T.G. Phillips and D.E. Iglesias, "Noise Performance of Microwave GaAs FET Amplifiers at Low Temperatures", Electronic Letters, 6 January 1977, Vol. 13, No. 1, pp. 10-11.
- 19. R. Dikshit, P. Bura, "FET Mixer With the Drain LO Injection", Electronics
  Letters, Vol. 12, pp. 536-537, Sept. 1976.
  - T. Maloney, J. Frey, "Frequency Limits of GaAs and InP Field-Effect
     Transistors", IEEE Trans. on Electron Devices, June 1975, pp. 357–358.
  - 21. I.D. Higgins, "Performance of Self-oscillating GaAs MESFET Mixers at X-Band", Electronic Letters, 11 November 1976, Vol. 12, pp. 605-606.
  - 22. G. Gibbons, "In? Devices; Promising but Challenging", Microwave Systems
    News, Vol. 8, No. 2, February 1978.

- P. Bura and R. Dikshit, "FET Mixers for Communications Satellite Transponders",
   IEEE MTTS, International Microwave Symposium, pp. 90-92, June 1976.
- J. Turner, et al, "Dual Gate FET Mixer", To be presented, IEEE MTTS,
   International Microwave Symposium, June 1978.

#### APPENDIX A:

- 1. E. Gordan, D. Herriott, "Pathways in Device Lithography", IEEE Trans. on Electron Devices, July 1975.
- 2. D. Markle, "A new projection printer", Solid State Technology, June 1974.
- T.W.O'Keefe, et. al., "An electron imaging system for the fabrication of semiconductor devices", IEEE Trans. on Electron Devices, Vol. 12, 1969
- 4. F.H.Dill, "Optical Lithography," IEEE Trans. on Electron Devices, July 1975.
- 5. C.Shank, R.Schmidt, "Optical technique for producing 0.1 um surface structures" Appl. Phys. Letter, Vol.23, Aug. 1973.
- 6. A. Neureuther, F. Dill, "Photo resist modelling and device fabrication applications", Proc. Microwave Research Institute Symposium, XVIII, April 1974.
- 7. P.Baudet, "Submicron Self-Alignment GaAs MESFET" IEEE Trans. Microwave Theory Tech., Vol. MTT-24, No.6, June 1976.
- 8. M.C. Driver, H.B.Kim, "GaAs self-aligned gate field effect transistors", Proc. IEEE, pp.1244, 1245, August 1971.
- 9. S. Middelhoek, "Metallization processes in fabrication of Schottky barrier FETs", IBM J.Res. Dev., Vol. 14, March 1970, pp. 148-151.

### APPENDIX B

1. NEC Data Sheet for NE244 Gallium Arsenide Field Effect Transjetor.

#### APPENDIX C

- J. Cooper and M. Gupta, "Microwave Characterization of GaAs MES FET and the Device Model", IEEE Journal of Solid State Circuits, June 1977.
- 2. S. Aihara and H. Katoh, "11 and 14 GHz Band Low-Noise GaAs FET Amplifier", Technical Application Note, Nippon Electric Company.
- 3. P. Bura and R. Dikshit, "FET Mixers for Communication Satellite Transponder", 1976 MTTS, International Microwave Symposium, June 1976, pp. 90–92.
- 4. J. Trudel, "CAD and the Network Analyser", Technical Applications

  Note, Tektronix, Inc.

### APPENDIX D

- 1. H. Statz, H. Haus and R. Pucel, "Noise Characteristics of Gallium Arsenide Field Effect Transistor", IEEE Trans. on Electron Devices, Vol. ED-21, No. 9, Sept. 1974.
- 2. R. Pucel, D. Masse and R. Bera, "Integrated GaAs MES FET Mixer Performance at X-Band", Electronics Letters, Vol. II, May 1975.
- R. Pucel, D. Masse and C. Krumm, "Noise Performance of Gallium Arsenide Field Effect Transistors", IEEE Journal of Solid-State Circuits, Vol. SC-11, No. 2, April 1976.

## APPENDIX D - continued

4. R. Pucel, D. Masse and R. Bera, "Performance of GaAs MES FET

Mixers at X-Band", IEEE Trans. on Microwave Theory and Techniques,

Vol. MTT-24, No. 6, June 1976

## APPENDIX E

- E-1 M. O'Dénovan and C. Kudsia, "microwave Filters for Communications

  Networks", Aertech House, 1975.
- E-2 J. Frey, "Microwave Integrated Circuits", Aertech House, 1975.

APPENDIX A

DEVICE FABRICATION

### A.1 Introduction

In recent years it has been hard to find articles more relevant to the practicing engineer, to those people whose job it is to convert a concept into a demonstrably prodicible market product. A large number of engineers are anxious to devour papers which provide a detailed exposition of "how to", there are only few engineers willing to write such papers in the technical depth appropriate to a professional journal and even fewer companies willing to permit their publication, for obvious proprietary reasons.

There can be little doubt that, in the fabrication of modern solid-state electron devices, the processes by which the device and circuit geometries are defined in the active medium are central to the production of useful state-of-theart components. But, precisely because this is an intensely competitive area, where art, science, and not a small amount of witchcraft seem inextricably linked, it has been proven difficult to put together a complete picture of the field which will please everyone.

Of particular interest to engineers interested in the fabrication of integrated circuits is the problem of registration of successive pattern levels.

There is some duplication of the background materials, but although the various authors start with the same basic laws of physics, they do not always come to the same conclusion as to the practical consequences.

## A.2 Thography Review

Many technologies have been used or proposed for exposing substrates with finer features. Beyond ubiguitous contact printing, one finds proximity, step-and-repeat, and stationary and scanning projection optical systems being used. Electron beam and X-ray systems are being developed to meet more demanding requirements. (1) All of these will be reviewed briefly in what follows.

### Contact Printing:

Contact printing from step-and-respected masks is used for the vast majority of wafer exposures. Resolution is satisfactory for features as small as 2µm. Uniformity Uniformity of both exposure and photosensitive material can be maintained so that line width control is within acceptable tolerances.

Runout and mask defects accumulated during successive mask uses are the major limitations of contact printing. Flatness errors in the substrates of the master, working copy mask, and wafer cause distortions in the patterns when they are contacted to make the mask and wafer exposures. To the extent that the distortions are not consistent from one level to the next, misalignment of features will occur. These runouts are especially significant when required alignment tolerances are below one micron.

TO THE REAL PROPERTY.

The tight contact during printing damages the mask and substrate. The accrued damage and particles of resist adhering to the mask are printed on the following exposures causing a rapid buildup of defects.

Soft contact, proximity, and projecting printing affer longer mask life at the expense of distortion, resolution, or line width control. The use of conformable masks in a contact mode is another alternative.

### Proximity Printing:

Spacing the mask away from the substrate minimizes the contact and eliminates most of the defects that result from contact. Diffraction of the transmitted light causes a reduction in resolution and distortion of the individual photoresist features. (6) The degree to which this occurs depends on the actual mask-to-wafer spacing which is variable across the wafer.

The smallest features that are practical for proximity exposure are approximately 7 um. The cost of equipment for contact or proximity printing is relatively low. The throughput is high. In fact, the cost of masks tends to dominate the cost of operation. It is not likely that contact or proximity printers will soon become obsolete.

# Stationary Projection Printing<sup>(2)</sup>:

The promised performance of projection printing in combination with long mask life has lured many groups into developing 1:1 projection systems.

These have been used for features greater than 5.0 um with some success.

# Scanning Projection Printing (5):

A scanning projection system is connercially available that uses an unique optical system to form a 1:1 image of an arc-shaped area of the mask onto the corresponding part of the wafer. This strip of imaged pattern is scanned over the field to expose the entire area in one pass

### Step-and-Repeat Projection Systems:

A step-and-repeat reduction camera such as is used for exposing masters can be used to expose wafers with high quality images and uniform intensity.

A high aperture lens can be used to expose the small field of a single large chip or an array of smaller chips if the wafer is realigned and refocused for every exposure.

# Limitations of Projection Optical Systems (4):

Diffraction of light limits the resolution that can be achieved with practical systems. A perfect f/2.0 optical system can image the fundamental frequencies of periodic 2.0 u-m lines and spaces with 70% contrast. However, the same lens would have a depth of focus of less than the flatness variations of practical GaAs wafers. This fundamental characteristic limits the practical line width to roughly 5.0 um for exposure over large areas and 2.0 um where focus can be corrected for small image areas. Better results can be obtained, but extreme control is required.

One attractive way to avoid these limitation is to expose using electrons that have an equivalent wavelength of a fraction of an angstrom rather than the fraction of a micron associated with visible light. Another alternative is the use of soft X-rays with wavelengths in the 4 to 10 A region.

# Electron Lithography (3):

Electrons are a suitable radiation for lithography for reasons other than their short wavelength. Electrons can be imaged to form either a pattern or a small point, and deflected and modulated by electrostatic or magnetic fields with speed and precision. Their energy and dose can be controlled precisely. Special electron-sensitive resists have been developed which have suitable processing characteristics and which can be effectively exposed at the level of radiation that can be conveniently generated in practical electron beam machines. As a consequence, electrons can be used in a number of different ways involving either beam scanning to generate patterns directly from software or electron imaging from special masks.

## Beam Scanning Systems:

Electrons from a source can be formed into a pencil-like beam that can be deflected over an electron resist - coated substrate and modulated to draw a desired pattern. The beam can be imaged to a submicron spot with different current to locally expose the resist in less than 10-7 sec. Since up to 10<sup>11</sup> spots are typically required, this high speed is important. Positioning 10<sup>11</sup> spots accurately place inordinate demands on the electron deflection system.

Two approaches are possible. In both the electron column is used as a scanning electron microscope to locate registration features on the substrate for realignment process. In one approach, realignment on separate registration masks is accomplished for each table position. In the other, laser interferometers are used to control the precision of table motion.

It has been demonstrated that an electron beam pattern generator can make for better accuracy, linewidth control and edge quality, lower defect density, and at a lower cost and faster turn-around then a very high-quality optical system (when both are under the same management).

# Electron Imaging (ELIPS) (3):

Electrons can be imaged to form a complete pattern at one time. An electron image projection system (ELIPS) is available, in which a photocathode is deposited on the patterned surface of an optical mask. Ultra violet light illuminates the photocathode layer through the substrate in the transparent regions of the mask causing a patterned emission of electrons from the photocathode. These electrons are imaged by uniform coaxial electrostatic and magnetic fields onto the facing resist coated substrate. The system is fundamentally capable of submicron resolution over the full wafer area. However, non-uniform fields, imperfect substrate flatness and its effect on the electrostatic fields, and field alignment errors can cause poor resolution and non-reproducible distortion.

## Step and Repeat Electron Projection Systems:

Analogous to the optical step-and-repeat projection system, an electron projection can image the electrons transmitted by a special mask or reticle at a 10X reduction onto the device substrate. The substrate can be moved on a mechanical stage and repeated exposures made to cover its area. The 10X reticle could be made of a fine grid as the transparent portion, with opaque metal islands for the electron opaque regions. The images should have submicron resolution over a 5 mm square field, but they may have significant distortion. As in ELIPS, the image current is sufficiently large that actual exposure time is not limiting. The practicality of step-and-repeat electron systems will depend upon

their cost, resolution, stability of distortion, and the durability and practicality of the electron transparent mask. No completed systems are known to be in use at this time.

# X-rays (4):

X-rays in the 3 to 10 A region produced by the bombardment of suitable targets by 20 kV electrons are also essentially free of diffraction. Scattering and reflection effects are also negligible. It is not practical to focus or deflect the X-rays, so a proximity printing arrangement is used withithe radiation diverging from a small source at a distance of a half meter or more. An X-ray transparent substrate such as thin silicon supports a pattern of heavy metal such as gold or platinum in the X-ray opaque regions of the mask. The X-ray systems will find commercial use if a stable, durable, and reasonably inexpensive mask can be made and if the source and resist efficiencies can be improved so that exposure times become economically practical.

### A.3 Self-alignment of GaAs MESFET

Since 1968 the improvement of the GaAs MESFET has required the use of smaller and more refined geometries. Thus alignment rapidly became one of the major problems in the process. To solve this difficulty, several laboratories have proposed various alignment methods. Baudet (7) describes a new and simple method of selfalignment which does not necessitate the use of electron beam technology.

Whereas the other methods generally use self-alignment from source and drain contacts by using the undercutting or over flowing of ohmic contacts, this method uses the engraving of the gate itself to self-align the source and drain contacts, eliminating in that way the main difficulties of the self-alignment.

Such difficulties include:


- 1) Inhomogeneaties of the thickness of the layer which gives a poor processing yield after making the layer thin under the gate,
- 2) Control of the current flowing through the channel during the etching,
- 3) Quality of the Schottky diode.

The actual Device Fabrication (not for the NE244 used in the mixer) process is carried out in the following way: (8) (9)

The starting material is a chromium-doped semi-insulating substrate on which is grown (As Cl<sub>3</sub>/Ga/H2 system) a layer of n-type material of thickness 0.15 um - 0.2 um and doping between 8 and 10 x 10<sup>16</sup> cm<sup>-3</sup>.


The surface of the material is a [0,0,1] plane, 3° off towards the


0.4 um deep chemical etching. During this step the wafer is oriented so that the gate passes over a sloping mesa edge.




- In order to obtain a good diode, it is necessary to minimize the thickness of the interfacial layer between the aluminum and the n-layer, thus producing an ideality factor which approaches unity. This is effected by using a classical desoxydizing treatment of the GaAs surface, after which aluminum is deposited under high vacuum.
- The wafer is then covered with photoresist which is subsequently removed from the source and drain areas, thus defining the channel length.

  The source and drain areas are opened by etching the aluminum. This etching is continued until the undercutting of the aluminum is one-third of the channel length.






After an adequate cleaning of the GaAs surface, an AuGe layer and an Au layer are evaporated on the wafer. The over hanging of the photo resist ensures the automatic alignment of the contacts. The photoresist is removed by a lifting process.



5) A final engraving of the aluminum defines a gate pad at one end of the channel. Annealing at 450°C under H2 flow makes the drain and source contacts ohmic.



## APPENDIX B

NE244 DATA SHEET

#### APPENDIX B

#### Fabrication Technology

The device patterns for (NEC) FETs employ a complex metallization system fabricated on a thin (.17 to .20  $\mu$ ) n-type epitaxial layer which is formed on the Crdoped semi-insulating GaAs substrate. The use of a semi-insulating substrate reduces the input and output parastics. Beneath the active epitaxial layer, is an intrinsic "buffer" layer which is essential in preventing carrier trapping. Trapping can produce a variety of short- and long-term failure modes, such as IDSS instability (sometimes called "IDSS looping" or "stepping") and gain-temperature hysterisis.

Conventional contact masking, etching and metal-lifting techniques are utilized. The source and drain metallization is shown in Figure B-1(a) and consists of platinum, titanium, platinum and gold films sequentially deposited on a gold-germanium (Au-Ge) contact metal. A subsequent heat treatment is employed to ensure proper alloying and low resistance of other contacts. If the deposition of the metallization system is performed incorrectly, it will result in drift of the contact resistance, increasing the leakage current of the gate, and degrading the g m of the device. This resistance drift is the result of forming a complex Au-Ge intermetallic compound, which increases the bulk resistance. This phenomenon was one of the primary failure mechanisms of the first-generation GaAs FETs.

The Schottky-barrier gate is formed by evaporation of a pure aluminum film and later defined by a similar photomasking technique. An aluminum Schottky-barrier gate has the advantage of low sheet resistance and the elimination of any high temperature gate diffusion process. The epitaxial film has been removed outside the active area by a shallow mesa etch, so that the gate-bonding pad may be formed directly on the semi-insulating substrate. This technique minimizes parasitic gate capacitance to the substrate.

The gate-pad metallization consists of (Figure 8 -1(b)) evaporated gold on layers of platinum and titanium which overlap an extension of the V-pattern aluminium gate. This system is designed to prevent the formation of any intermetallic compounds ("white" and "purple plaque") during production or assembly. This is of special concern because of the use of gold-bonding wires (and the high temperatures required to conduct accelerated life tests at 300°C).




Figure B-1(a): Cross-section Showing Drain and Source and Metallization




Figure B-1(b): Cross-section Showing Gate Pad Metallization



## MICROWAVE TRANSISTOR SERIES

NE244

## PRELIMINARY DATA SHEET GAULIUM ARSENIDE LOW NOISE MESFET

#### FEATURES:

• Very High f<sub>MAX</sub>

55GHz (Packaged Device)

• High Gain

12dB at BGHz

· Low Noise Figure

2,3dB at 8GHz

• New Stripline Package

## DESCRIPTION:

The NE244 is a gallium arsenide field-effect transistor (GaAs FET) designed for low noise amplifier and oscillator applications up to X-Band. Besides chip form (NE24400); the device is available in two rugged, metal-ceramic packages. The NE24406 is in a low parasitic package designed for use up to 12GHz and all hi-rel applications. The NE24483 is a low-cost industrial grade package for applications up to 8GHz. The NE244 Series utilizes the latest design and production techniques, and NEC's quality control procedures assure the utmost in performance reliability. Long term performance stability is assured by NEC proprietary wafer processing. The extraordinarily high gain associated with optimum noise figure, long term stability, and low cost, has made the NE244 the most widely used GaAs FET presently available.

PERFORMANCE SPECIFICATION (T<sub>a</sub>=25°C)

	"NE" PART	NUMBER		NE24400	1	γ	NE2440	6		NE24483	
	· OTHER PART	NUMBER					25K85		<b>P</b>		
	. PACKAGE	STYLE		Chip			#682			#662K	
SYMBOLS	PARAMETERS AND CONDITIONS	UNITS	MIN.	TYP.	MAX.	MIN.	TYP:	MAX.	.MIN.	TYĎ.	MAX.
FMAX	Maximum Frequency of Oscillation at $V_{\rm DS}$ =3 $v$ , $I_{\rm DS}$ =30 $m$ A	GHz		55		,	55			55	
MAG -	Maximum Available Power Gain at VDS=3v, IDS=50% IDSS (Typ. 30mA) f=4GHz f=8GHz f=12GHz	dB dB dB	•	17 12 10	-	· 9	17 12 9			17 11 7	- 1
NF	Noise Figure at V <sub>DS</sub> =3v, I <sub>DS</sub> =15% I <sub>DSS</sub> (Typ. 10mA) f=4GHz f=8GHz f=12GHz	dB dB '∘ dB		1.5 2.3 3.3			1.5 2.7 3.	1.5		1.5 3.0 4.5	
GNF	Associated Gain at NF at V <sub>DS</sub> =3v, I <sub>DS</sub> =15% I <sub>DS</sub> S (Typ. 10mA) f=4GHz f=8GHz f=12GHz	dB dB dB		14.0 10.5 6.5			14 10 6			13 9 4.	
Pout.	Output Power (1dB Compression) at V <sub>DS</sub> =3v. I <sub>DS</sub> =50% I <sub>DS</sub> S (Typ. 30mA) f=4GHz f=8GHz	dBm dBm		10.0 8.5			10.0			10.0 8.5	-

25 Sept 76


### ELECTRICAL CHARACTERISTICS (Ta-25°C)

7	"NE" PAR	NUMBER		NE24400			NE24406			NE24483	
	OTHER PAR	T NUMBER					2SK8 <b>5</b>				
	PACKA	GE STYLE		Chip			4682			_#662K	
SYMBOLS	PARAMETERS AND CONDITIONS	UNITS	MIN	TYP	MAX	MIN	.TYP	MAX	MIN	TYP	МАХ
IDSS	Drain Current at V <sub>DS</sub> *3V, V <sub>GS</sub> =0V	mA _	30	60	100	30	60	100	30	60	100
V <sub>P</sub>	Pinch-off Voltage at V <sub>DS</sub> =3V, I <sub>DS</sub> =0.1mA	٧	-1.5	-4.0		-1.5	-4.0		-1.5	-4.0	
9 <sub>m</sub>	Transconductance at V <sub>DS</sub> =3V, I <sub>DS</sub> =3OmA	mmho		20	100	<b>7</b> 15	20	100	15	20	100
<sup>I</sup> GS	Gate to Source Leakage Current at V <sub>GS</sub> =-5V	μA ·		0.1	1.0		0.1	1.0		0.1	1.0
R <sub>th</sub>	Thermal Resistance (c-c)	°C/W		بالإس	170			200			200
Pt	Total Device Dissipation	mW			500			500			300

NOTE: All DC tests performed per MIL-STD-750


## ABSOLUTE MAXIMUM RATINGS $(T_a = 25^{\circ}C)$

	u		
PARAMETER	SYMBOL	RATINGS	UNITS
Drain to Source Voltage	V <sub>DS</sub>	5.0	٧
Gate to Source Voltage	v <sub>GS</sub>	-10.0	٧
Drain Current	' I <sub>DS</sub>	100	mA
Channel Temperature	Tch	125	°C
Storage Temperature	Tstg	-65 to 125	°C




#### RELIABILITY SCREENING


GRADE D (Industrial) '	GRADE C (Military)
(200-1200 Failures in 10 <sup>9</sup> Device Hours)	(50-300 Failures in 10 <sup>9</sup> Device Hours)
*100% DC Wafer Probe  *Pre-cap Inspection (sample basi's)  *100% High Temperature  *Storage (125°C-24 Hrs.)  *100% Gross Leak Tests  *100% Mechanical Shock  *Tests  *100% Group A Tests  (Tests may vary depending upon package style.)	•100, DC Wafer Probe •100% Pre-cap Inspection •100% High Temperature Storage (125°C-24 Hrs.) •100% Environmental Tests- Heat Cycle, Gross and Fine Leak, Centrifuge Shock •100% 168 Hour Power Burn- in at P <sub>Cmax</sub> and T <sub>a</sub> =25°C or T <sub>jmax</sub>




EXCLUSIVE SALES AGENT EOR Nippon Electric Co.Ltd MICROWAVE SEMICONDUCTORS USA • CANADA • LUBORE


#### NE244 GaAs FET SERIES CHARACTERISTICS









Typical Associated Gain at Optimized Maise Figure vs Drain Current Ratio For the A£24406 and Inf24433 {Vos-3V, f-4 O Gits}







Typical Associated Gain at Optimized Moise Figure vs Drain Current Ratio For the N(24406 and N(2448) (VCS-)V, f=1 9 GHz)



Typical Associated Gain at Optimized '
Noise Figure us Drain Current Ratio
For the NE24406
[VOS-3V, f+8.0 GHZ]



Typical Associated Gain at Optimized Raise Figure vs Orato Current Rasio for the h174000 (YDS=1V, f=10.6 GHz)



			٠		
	,	· u \	,		
, .				VDS 30	
· .	V. ID = 40m 986 882 878 888 854 754 675 638 565 489 580 608 589 555	V.1D = 30m 973 874 872 889 863 766 687 650 579 502 573 589 556	V. ID = 20m N AND AN 969 892 894 893 784 705 666 596 499 576 586 550	Nip on #74" V, ID - 10 in N AND AN 979 898 895 911 906 876 749 709 647 561 590 684 578	
•			IGLES 4	IGLES	,
	21 1689 1635 1464 1360 1359 1550 1423 1,108 1387 1069 1288 1146 -1014 899	1 865 1 768 1 578 1 486 1 457 1 638 1 547 1 435 1 549 1 187 1 422 1 274 1 117	1 866 1 782 1 614 1 515 1 549 1 699 1 574 1 476 1 683 1 260 1 481 1 1313 1 168 1 036	1 629 1 578 1 404 1 314 1 355 1 528 1 423 1 340 1 493 1 208 1 428 1 428 1 290 1 109 998	
	161 151 145 144 134 123 113 104 98 97 61 61	163 152 151 149 144 139 128 118 109 102 98 79 66	164 154 153 155 146 139 129 129 120 112 104 100 80 69 72	7, 54 151 144 134 126 118 408 103 63 73 75	
	018 020 019 019 025 032 033 039 048 062 066 074	016 021 020 022 024 028 031 032 041 049 062 067 076	018 023 021 024 026 032 033 036 044 051 065 069 078 088	020 027 027 028 030 042 041 051 058 088 088 083 098	
	90 84 99 117 139 137 136 131 131 115 106 106	90 87 99 112 123 128 139 130 128 109 107 105	90 83 97 108 119 121 121 123 118 119 102 99 97	89 81 91 101 116 106 106 106 106 89 86 82 81	
	819 772 777 887 817 668 805 786 776 776 776 776 776 776	811 768 764 788 811 808 783 765 757 712 639 649 735 765	810 759 768 788 771 780 701 761 752 704 637 641 725 756	824 774 781 808 814 734 803 779 756 701 609 591 709 737	•
	-1 -10 -13 -16 -20 -14 -12 -13 -14 -20 -14 -20 -34 -57 -70 -85	-1 -10 -13 -15 -16 -15 -14 -20 -33 -76 -88	-2 -11 -14 -17 -18 -12 -15 -14 -15 -20 -23 -55 -77 -89	-2 -11 -14 -18 -22 -15 -15 -16 -22 -38 -75 -80	
	*	``-	•	,	
					1

୍ତ

		~			
			•	,	
NE24406	•	,	•••	r	
Vos=3 0V, 10=10mA	· · · · ·		Ø *	ο .	••
S MAGN AND ANGLES'	•	,,			
FREG 11 2000 266 -39 7,2500 216 650	1916	150. eti	12	.B12 -26	
1, 2500 - 916 + 50 3000 - 910 + 64	1 840 1 2 016 1	177 0 .077	57	784 -33	
3500 mis -78	t rep	114 034 107 036	43	818 - 42 - 756 - +51	
4000 / 893 91 64500 - 860 - 184	1 947	89 043 77 044	26 12	<u>, /61 -65</u>	-
5000 "- BOB"	1.671	60 020	35 '	.744 /0 .718 / /7	
5500 835 -127 6000 -759 -141	1.758	67 .032 48 033	· 15 .	.743 -8G .725 -97	
6500 793 -152	1.592 %	41 ,033	. 5	.729 106	
7000 .761 -161 7500 .760 -169		33 .035	3 5	.717 -114 .729 -129	
8900 .743 -178	3 478	21 .028	- 20	.732 -126	
8500 .743 .175 9000 .717 161	1.307	14	26 17	.732 -135 .755 -148	
9500 .726 158	1.339 a -	aco. 21-	€,	.783 -153	
"10000 ,720 151 "VOS=3.0V, ID=20mA	1,230	-24 .030	18	_ 809          -158	,
S MAGN AND ANGLES:			•	υ	4
FREQ. 11	21		12	. 22	•
2009 .92240 2500 .85751		138 018 126 020	54 51	.768 -25 .714 -22	
J000 869 ·65	2.031	113 .027	43	.721 -40	1
3500 .830 -79 4000 .888 -94	2.163	100 076 88 ,034	35 28	.708 -49 .753 -60	
-#4500 .85 <i>0</i> -106	2 123	76 033	12 '	72668	٠,
5000797 ~119 5500 .815 ~129	1 861 1 946	64 .018	' : -4 24	.716 -76 728 -84	,
/ <b>600</b> 0. 789144	1.909	45 .025 40 .026	16 -	.710 -94	£.
7000 a .753164		31 024	,21 · ,25	.701112	•
7500 ,752 -17\ 8000 ,731 ,179	1 676	27 .023 18 .029	'35 4.3	.727 -117 .720 -326	
8500 .735 174	1 541	12 ,031	48	730132	•
9000		-11 .040 -16 .038	26 38	.739 -146 786 -150	
10000 , 1000 149		-26037	34	.799 -156	
Vos=3 0V, lo=30mA	<b>√.</b> a	• •	٠ ٠		۵
S MAGN AND ANGLES: FREQ. 11	21	•	~, 12 '	22	-
2000 .92140	2 123 1	136 014	64	771 -25	
2500 .848 .g -51 -3000 .874 -65	2.058	127 .018 114 # ,023	. 58 , 45	719 -31 .727 -39	
3500 .824 *79 4000 .89094	2.057-	101 .022	39 38	73449	
<b>4500 848107</b>	1 146	76031	27	742 -67	. ,
5000 .809 -118 5500 .820 -130	1917 '	70025 62 .020	23	.72777 .72383	1
-6000 .794 ···(44	1,951	46 .018	, 16	707 -93	
6500 °.784 ~150 7000 °.752 ~165	1.792	41 017 52 018	30 48	706 -101	
7500753171	1.703	28027	57	739 116	
8000 " .736 179 8500 .737 173		20 .033	52 53	.727 -124 .735 -130	_
9000 706 168	1.473 * -	-10 0JE	36 , ,	.754 -144	7
9500 .722 156 10000 .704 148		-14 .041 -24 .041	39 42	.799 -149 .810 -155	v
VDS=3.0V, ID=40mA					,
5 - MAGN AND ANGLES		· ' > '	ha,	· •	
FREQ. 11 -41		.013	Z . 68	.781 -24	•
2500	1.856	126 .017	58	.74132	
3000 .873	1,948	101 /021	43	.731 -40 1722 -60	
4000 .89195 4500 .847102	1,948 2,065 2,022	<b>85</b> / ,028	33	.767 0 -59 -749 -68	,
5000 .817 -127	1.841	47 / ,014	<b>~60</b>	727 -75	
5500 .824 .6131 .5000 .204	1 670	AL / AIR	45	. 745 -43 733 -51	
65000 783 -156	1.693	41 b20		.745 -103	
6500° 783 -156 7000° 751 -166 7500 755 -172 8000 735 178	1.611	44 817 41 620 70 023 70 023 70 833	57 ×	. 729 -112 .752 -118	. , "
7500 7557	1,590	20 ,023 20 ,033 13 ,037	50 51 66 67	745 ~126	, ° .
8500 9% 1735 177 9000 -702 157	1.499	13 .017 -9 .045	47	.756 -132 .771 -148	. ,
8500 9 7735 172 9000 7702 157 9500 7722 155 10000 7701 148	1.418	-15 ,047	43	. <b>34</b> 7 -151	)
1000	4,327	-24 .046	47 5	.025 -156	107 1
			· · · · · · · · · · · · · · · · · · ·		
			• • • • • •	. <b>4</b>	
	, to	•			5 . 1
			1,10	, ,	•
•					-




## GAS FET (NE24483) COMMON SOURCE S-PARAMETERS

	NE24483	-			•		
	นองมีรักษ	10 = 10mA					
	SAMAGN	AND ANGLES:	•		-	,	
	FREDE	11 "	· ••	. 12		27	
		.965 -31	1,976 143			.926 -16	
	2000 4 2500	.894 -44	1 975 111	.033 63	, -	.929 -26	
	3000	.820 -57	1.879	.037 60		.B17 -37	
0	3500	.737 -66	1.817	.044 60		,84) -42	
•	4000	.906 -68	, 1.929 °	.016 65		. 791 -41	_
	4500	.857 -79	2.013 323	.038 60		,789, -47	A. 4.
	\$000	.BIB .91	2.0515,~31	.038 60		,788 -54	
	5500	.7609 -103	2.016 3. 17	.037 60		.740 -43	
	6000	.742 -113	1 9814 65	, 0,08 67	· ·	.74! -72	
١.	6500	.712 -121	1.868 55	.041 71	•	.732 -79	
	. 7000	.663 -126	1.816 45	.046 , 82		, 228 -84	
-	7500 8000	,648 -133 ,644 -141	1.697 1.785	,053 89 .066 87		.737 -87 .761 -90	
•	8500	,611 -151		(8 L80,		.758 -96	•
	9000	.610 u -165	1.634 6	.087 60		.729 -101	
	9500	.575 179	1.595 -11	.088 79	0	.715 '-105	
	10000	.537 161	1.473 -12	.112 79	,w	.723 -115	
•	FREQ.	I AND ANGLES: 11 .971 -30	21 2.087 144	.022 72		.802 -15	
	2500	.891 -42	2.028 135	1.024 47		.753 -24	1
`	° 3000	,819 -56	/ 2.001 123	>029 65	-	,707 -33	
	3500	.735 -65	1.928 118	,030 64		.647 -40	٥
	4000 3	.902 -67	2.037 116	.032 70		,759 -38	
	4500 '	.858 -79	2.120 105 -	034 71	p ,	.75845	,
	5000	.825 -91 -	2,147 93	.036 72	a	.151 -51	
	5500	.755 -103	2.103 78	.050 79 ,038 63	• 1	.713 -60	
	6000 6500	.748 -113 .719 -120	2.034 67	,038 63		.714 -68	
	7000	.676 -125	1.913 58 1.847 51	.G41 72 .046 83		.706 -75 .706 -80	
	7500	.670 -129	1.047 51 1.713 46	°046 A3		.700 -83 ·	
	8000	.670 -137	1.793 35	.652 89 .065 87		.739 -85	•
	8500	.641 -145	1.870 28	.063 84		.742 -90	
	9000	.649 -156	1.677 14	.080 84		726 -94	
	9500	.609 -167	1.589 -2	.081 83	•	,695 -99.	
	10000	.579 -179	1.547 -4	.112 84		.701 -108	
		•					

## HANDLING PRECAUTIONS

To summarize, the NEC GAS FET will provide the user with a good low noise, high-gain microwave amplifier with good yields, if the user adheres to the following:

- 1. Operate in a clean, dry environment.
- Remember, the slashed lead on the package is the eate.
- Ferret out and eliminate all sources of transients by properly grounding dis-attach and bonding machinet, and; all test and assembly equipments;
- 4. Dis-attach by hand (with qualified personnel) using any of these methods:
  - a, 0.5 mil Au Ge preforms at 400° C±20° C for 3 seconds max.
- b. 0.5 mil Au Sn préforms at 300° C±20° C for 5 minutes ment
- c. Low temperature spoxy.
- d. Attaching Directly onto the gold substrate metallization.
- 5. Bond with a sapplire or SiC wedge probe and a thermal compression bonding machine using 0.2 mil (20µ) pure gold, half-hard wire. (User should perform incoming impection on gold wire also, 1s may have strustion which can produce "whisters".)
  Gold mesh may also be used.
  - a. If on Au-Ge preform is used, the thip tack thouse be 300° C35° C with the wedge at rooms temperature and force of 2212 grams.
  - to the second of the second of the chip face should be 200° C with the twenty at sufficient temporarules to should at 2712 grams of local.



## GAIN CALCULATIONS

The ghins for the NE244 GaAs FETs are calculated from the device 5-parameters using the following equations:



## CALIFORNIA EASTERN LABORATORIES, INC.

## SORRY!

In our rush to get the V244-V388 Application Note published, we overlooked the following errors:

Page 2, right column, 15th line, word is "platinum" not "plantium".

Page 4, left column. Tests conducted after the printing of the Application Note show good results with very thin films of SiO<sub>2</sub>. Therefore, NEC will put glassivation films on all V244 chips starting in October 1976.

Page 8, right column, equations should include:

$$M = \frac{F-1}{1-1/Ga}$$

Page 15, right column, line 37, change "collect" to "collect".

Page 17, Figure 22, change "Return Loss (dbm)" to "Return Loss (dB)".

Page 10, Figure 12, Admittance chart, change S<sub>11</sub> and S<sub>22</sub> to S<sub>11a</sub> and S<sub>22a</sub> where:

$$S_{11a} = \frac{1-S_{11}}{1+S_{11}}$$
,  $S_{22a} = \frac{1-S_{22}}{1+S_{22}}$ 

Y<sub>SM</sub> = source admittance for minimum noise measure

 $Y_{im} = Y_{sm}^*$  (the termination of the filter which transforms  $50\Omega$  to  $Y_{sm}$ )

## APPENDIX C

S-PARAMETER, THEORY AND DESIGN

#### APPENDIX C

S-Parameters

#### Introduction

Appendix B presents the manufacturers data sheet on NE244 transistor (and as the packaged versus is called NE24406). The configuration often used, is with the source terminal common to input and output and is ofter called the grounded source or common source connection. This section will present a S-parameter review, and then discuss the practical realities in S-parameter measurement and design at these microwave frequencies.

#### S-Parameter Review

As opposed to the more conventional parameter sets which relate total voltages and total currents at the network parts, S-parameters relate travelling waves. (Figure C-1). The incident waves, a1 and a2, are the independent variables and the reflected waves, b1 and b2, are the dependent variables. The network is assumed to be embedded in a transmission line system of known characteristic impedance which shall be designated. Z<sub>0</sub>. The S-parameters are then measured with Z<sub>0</sub> termination on each of the ports of the network. Under these conditions, S11 and S22, the input and output reflection coefficients, and S21 and S12, the foreward and reverse transmission coefficients




Figure C-1: S-Parameter Notation

can be measured, as below:

$$S_{11} = \frac{b_1}{a_1} \qquad S_{21} = \frac{b_2}{a_1} \qquad (C-1)$$

$$S_{12} = \frac{b_1}{a_2} \qquad a_1 = 0$$

This is easy to see, since the transmission line is terminated in the characteristic impedance of the line, the network port does not have to be matched to that impedance as well. If the load impedance is equal to the characteristic impedance of the line, any wave travelling toward the load would be totally absorbed by the load. It would not reflect back to the network. This sets a 2=0. This condition is completely independent from the network's output impedance.

These S-matrices can be multiplied together, to give overall cascade network characterization. Let us now shift our attention to the actual S-parameters of a transistor. For an amplifier, the entire circuit is modelled as shown in Figure C-2.

The intrinsic elements, (Ref. J. Cooper, M. Gupta and M.W. Chan of "GaAs MESFET and the device model", IEEE Journal of S.S. Circuits, June 1977) shown in Figure C-3(a) are similar to those presented in the text and used by many authors.

The transconductance of the device g<sub>m</sub>, the output resistance Rd, the gate-to-source capacitance Cg<sub>s</sub>, and the gate-to-drain capacitances Cd<sub>g</sub> are shown. Also shown is




Figure C-2: Port-wise Models for the Intrinsic FET,

Device Parasitics, Package, and Fixture Circuit.

the undepleated channel resistance R;.

The expression for the intrinsic elements,  $g_{m}$ ,  $R_{d}$ ,  $C_{gs}$  and  $C_{gd}$  are not reproduced here. However, they relate the four elements to the semiconductor material properties (namely, low-field mobility, epitaxial layer, dielectric constant, and built-in potential), device structural dimensions (device width, gate length, source-to-gate and gate-to-drain interelectrode spacings, and epitaxial layer thickness), and device d.c. bias (VDD and VGG). The other six device parasitic elements, have three electrostatic capacitances, estimatable from a knowledge of the geometry of metallizations on the chip, with correction applied for fringing. The three extrinsic resistances are measurable by dc current and voltage measurements, treating the intrinsic FET as two p-n junctions across a conductive channel. The general expressions are:

$$R_F = \frac{\Delta V_{ds}}{\Delta l_{gs}}$$
;  $R_m = \frac{\Delta V_{gd}}{\Delta l_{gs}}$ ;  $dr = \frac{\Delta V_{sd}}{\Delta l_{gd}}$  (C-2)


The extrinsic elements, and parasitic elements associated with the FET chip are shown in Figure C-3(b). The three resistances R<sub>m</sub>, R<sub>dr</sub> and R<sub>f</sub>, in series with the gate, drain, and source terminals, respectively, are due in part to the contact resistance at the metallization and in part to the bulk resistance of the semiconductor. The capacitors C<sub>gd1</sub>, C<sub>gs1</sub> and C<sub>ds1</sub> arise due to the capacitances between the various metallizations on the chip.

÷

The package parasitic elements, add three sets of parasitics which are shown in Figure C-3(c). They include the inductors L<sub>1</sub>, L<sub>2</sub> and L<sub>3</sub> representing package leads and bonding pad inductances, the capacitors C<sub>1</sub>, C<sub>2</sub>, C<sub>3</sub> representing capacitances between the three bonding pads, and inductors L<sub>4</sub>, L<sub>5</sub> and L<sub>6</sub> representing bonding wire inductances.


The Test fixture parasitics, model of Figure C-3(d), for an amplifier or characterization circuit would consist of; on one side of the packaged device, two transmission lines of length 13 and 11, representing the connector and the microstrip, respectively, and an inductor Lf5 representing the interconnection of the two lines. The attenuator As1 accounts for the line loss. A similar model is used on the other side of the packaged device. The bias feed network, as was explained in the text, are transparent at the R.F. frequencies of interest, and for simplicity have been neglected. However, their inclusion would only require a more detailed model for  $l_1$  and  $l_2$ .

For our discussion we will restrict ourselves to Figure C-3(d). The manufacturer supplies the packaged FET S-parameters, for amplifier application. It is important to re-emphasize this point because now we will discuss the reality of mixer design using CAD (Computer Aided Design) techniques.




C-3 (a): Intrinsic FET


(d) the packaged FET mounted in an amplifier or characterization test fixture. Detailed circuit models for (a) the intrinsic FET, (b) the extrinsic FET which includes the device parasitics, (c) the packaged FET, and, Figure C-3:



C-3 (b): Extrinsic FFT



C-3 (c): Packaged FET



C-3 (d): Mounted FEI

S-parameter measurements, are made using a network analyzer. At present, most test instruments are restricted to single frequency analysis. That is to say, the device under test must not translate the frequency. Therefore, a device (FET) may be biased in the non-flinear mixing region, but no measurements with the L.O. pumping can be made. This necessarily limits our raw S-parameter data for two reasons:

Operating in the non-linear region, the validity of S-parameter measurements, using network analyzer techniques, is in doubt. Due to the nature of the non-linearity, the signals reflected to the test analyzer are only a fraction of the ctual reflected signals, as self mixing  $(y \approx x^2)$  shifts signals out of measuring range,

The L.O. pump, which of course translates the signals, also modulates 9 m and other FET parameters. The effect of these changes, especially under large signal R.F. condition (typically input signal is -40 dBm, while the L.O. signal is +10 dBm) is not measurable.

The manufacturer supplied S-parameters are at best only a first iteration starting point for the required matching network, and tuning, or optimizing must be done empirically. Without a satisfactory means of S-parameter measurement for mixer condition, an optimum analytic design is at present not possible. \*(Note 1).

Still as indicated in the text, first cut designs for matching circuits are possible if we design the input circuit for a 6 GHz low noise amplifier, and the output circuit for a high gain amplifier. The references on FET mixers are particularly shallow

on this point, and in fact all ignore this problem. The majority of mixers presented deal with very low I.F. (about 70 MHz) with negligible bandwidths. The only significant results on mixer using FETs and considering the bandwidths/flatness problem was Burg et al. [3]

The CAD process itself can be shown in block diagram form in Figure C-4. [4]

The story is not all roses. The value of using computerized techniques when designing competitive microwave circuit is clear. However, every once in a while Murphy's law strikes, and the end result of a computer assisted design does not work. And especially in the case of a mixer, the solution often lies on the bench rather than at the computer terminal.

Note 1: The author has tried several schemes of evaluating and directly measuring

FET S-parameters under mixer bias and L.O. pumping. Most of these were not feasible due to significant measurement uncertainties. However, an amplitude modulation scheme shows premise. But, as this is a patentable process, it is not possible to give details herein.

The second secon




Figure C-4: The CAD Process

APPENDIX D

FET MIXER NOISE FIGURE EQUATION DERIVATION

#### APPENDIX-D

# The FET Mixer Noise Figure Equation Derivation (Ref. Pucel et al)

To calculate the FET mixer noise figure the total output short circuit noise current  $\frac{1}{2}$  must be evaluated. Figuer D-1 is a schematic for calculating the total output short-circuit noise current. Let the mixer be represented by the Y matrix and the total output short-circuit is given by:

iout = 
$$(V_4 + V_{ng}) Y_{21} + (V_{nd} + V_i) Y_{22}$$
 (D-1)

where  $V_i$  = the thermal noise voltage generated by  $R_d$  and  $R_s$  at the IF frequency,  $V_d$  = the thermal noise voltage generated by  $R_m$ ,  $R_s$ , and  $R_g$  at the RF frequency  $C_s$ ,

V<sub>ng</sub> and V<sub>nd</sub> are the equivalent induced gate noise voltage and the channel noise voltage, respectively.

Rewriting the above equation, we have -

$$i_{out} = (Y_{21} V_4 + Y_{22} V_1) + (Y_{21} V_{ng} + Y_{22} V_{nd})$$
 (D-2)

The mean square noise current i out is given by:

$$|\overline{L_{out}}|^2 = |\overline{(Y_{21} \vee 4) + Y_{22} \vee 1) + (Y_{21} \vee n_g + Y_{22} \vee n_d)}|^2 |$$
 (D-3)

rewriting and neglecting the uncorrelated terms, we get




Figure D-1: Model for Calculating the FET Mixer Noise Figure

$$\left|\frac{1}{1}\right|^{2} = \left|Y_{21}\right|^{2} \frac{1}{V_{4}} + \left|Y_{22}\right|^{2} V_{1}^{2} + \left|\frac{Y_{21} V_{ng} + Y_{22} V_{nd}}{Y_{ng} + Y_{22} V_{nd}}\right|^{2} \quad (D-4)$$

where the noise voltages are:

$$V_4^2 = 4 \text{ kTB } (R_s + R_m + R_g)$$
 (D-5)

$$V_1 = 4 \text{ kTB } (R_s + R_d)$$
 (D-6)

$$R_{ds}$$
 and  $(D^{\frac{d}{2}})$ 

$$V_{ng} = (R_i - J/W_s C_{gs}) i_{ng}$$
 (D-8)

Let us define 
$$i_{ngo} = Y_{21} V_{ng} = Y_{21}(R_1 - J_1/W_8 C_{gs}) i_{ng}$$
 (D-q)

and ingo = 
$$Y_{22}$$
 Rds ind = i<sub>c</sub> + i<sub>n</sub> (D-10)

thus

$$|\overline{(Y_{21} V_{ng} + Y_{22} V_{nd})}|^2 = |\overline{i_{ngo} + || ndo ||^2} = |\overline{i_n^2}| + |\overline{i_{ndo}^2}|^2 |\overline{1 + |c_{ndo}^2}|^2$$
 (D-11)

$$\begin{bmatrix}
\frac{i_{c}}{i_{ndo}} = \begin{bmatrix}
\frac{i_{c}}{i_{ndo}} & \frac{i^{*}_{ndo}}{i^{*}_{ndo}} \end{bmatrix} = \begin{bmatrix}
\frac{i_{ngo} - i_{n}}{i_{ndo}} & \frac{i^{*}_{ndo}}{i_{ndo}} \end{bmatrix} = \begin{bmatrix}
\frac{i_{ngo} - i_{ndo}}{i_{ndo}} & \frac{i^{*}_{ndo}}{i_{ndo}} & \frac$$

and 
$$i C_{nd} = \frac{i^2 ngo i^2 ndo}{(i^2 ndo i^2 ngo)^{\frac{1}{2}}}$$
; where  $C_{nd}$  = the correlation coefficient (D-13) between  $i_{ngo}$  and  $i_{ndo}$ 

and

where 
$$i_n^2 = i_{ngo}^2 - i_c^2 = i_{ngo}^2 (1 - C_{nd}^2)$$
 (D - 16)

The available mean square short-circuit current noise at the mixer outputs due to the

R.F. source termination is 
$$\frac{2}{R_g} = |Y_{21}|^2 \sqrt{R_g^2}$$
 (D-17)

where 
$$V_{Rg}^2 = 4 \text{ kTBR}_g$$
 (D-18)

The mixer noise figure is defined as -

$$F = \frac{\left|\frac{1^2 \text{ out }}{1^2 \text{ Rg }}\right|^2}{\left|\frac{1^2 \text{ Rg }}{1^2}\right|^2}$$

$$= \frac{1 + \frac{R_{m} + R_{s}}{R_{g}} + \frac{|R_{i} + j \times_{s}|^{2}}{R_{g}} + \frac{|R_{i} + j \times_{s}|^{2}}{R_{g}} + \frac{|R_{i} + j \times_{s}|^{2}}{R_{g}} + \frac{|R_{s} + R_{d}|}{R_{g}} + \frac{|Z_{11} + Z_{g}|}{|Z_{21}|^{2}} + \frac{|g_{dn} R^{2}_{ds}|}{|R_{g} |Z_{21}|^{2}} + \frac{|g$$

where 
$$g_h = (\omega_s C_{in})^2 / g_o R$$
 (D-21)  
 $d_n = 2/3g_o + (\omega_o C_{in})^2 S$ 

 $g_{o}$  is the fundamental fourier coefficient of transconductance  $g_{m}$ 

$$C_{in}$$
 is the input capacitance =  $I_m (Y_{11}-Y_{12}Y_{21}/(Y_{os}+Y_{22}))/\omega_s$ ,  $(D-23)$ 

R is a factor dependent on bias ( $\approx 0.3$ ).

S is a factor dependent on pinch off voltage ( $\simeq 0.15$ ),

 $\mathbf{Z}_{\mathbf{g}}$  is the RF signal impedance in the gate circuit,

 $Z_{ij}$  is the inverse of the [Y] matrix,

$$X_s = 1/\omega_s C_{gs} \qquad (D-24)$$

 $C_{gs} = gate to source capacitance$ 

 $\omega_{\text{s}}$  and  $\omega_{\text{o}}$  are the RF and IF radian frequencies

Thus, 
$$F = 1 + \frac{R_n}{R_g} + \frac{G_n}{R_g} + \frac{Z_{cor}}{R_g}$$
 (D-25)

where 
$$R_n = R_s + R_m + |(R_i - jX_s)|^2 (1 - |C_{nd}|^2) g_{gn}$$
 (D-26)

$$G_n = \frac{9 d R_{ds}^2}{|Z_{21}|^2}$$
 (D-27)

and 
$$Z_{cor} = Z_{1}^{n} = \frac{J^{C}(R_{1}^{n} = JX_{5})Z_{21}(9 gn/9 dn)^{\frac{1}{2}}}{R_{ds}}$$
 (D-28)

## APPENDIX E

CIRCUIT DESIGN DETAILS


#### APPENDIX E

### CIRCUIT DESIGN DETAILS

This appendix will describe the detailed calculation for the circuit of the FET mixer. It was felt that since this is a very particular solution for the FET mixer problem, detailed calculations were out of place in the main text. The design described herein is based on the author's own work, and details an actual 6/4 GHz gate injected local oscillator FET mixer.

Figure E-1 shows the block diagram of the gate mixer. This figures shows the detailed filtering requirements of the circuit, as well as the expected filter responses. The filter design is such that we have optimum amplitude/phase in the pass/stop band and all undesired frequencies are reactively (or with large reflection coefficients) terminated. However, mixer filters must provide specific terminations to different out-of-band frequencies. The optimum imbedding network must present either a short-circuit or an open circuit to each of the out-of-band frequencies. The isolation requirement is an attempt to achieve this. There are five sections to be considered, and these are the:

- (i) L.O. filter,
- (ii) Input band pass filter,
- (iii) Input matching circuit,
- (iv), Output matching circuit,
- (v) MIC computer program






Figure E-7: Input Match Circuit




Figure E-B: Output Match Circuit

This section lists the I/O of the calculator based program used in this microstrip circuit design. The program calculates W/H, given Z<sub>0</sub>, and the operating frequency. The formulae uses are given in the text, Chapter 3.1, and the input and output format is presented below along with the program listing.

Input data

- (1) The desired impedance (ohms)
- (2) The operating frequency (GHz)
- (3) The dielectric constant
- (4) The thickness of the substrate (cms)
- (5) The loss tangent
- (6) The track thickness (cms)

Output data

- (1) The ratio W/H
- (2) The guide wavelength (cm)
- (3) The attenuation in dB/≯ g