# Multi-mode tri-state operation of a 4-switch bidirectional DC-DC converter for interfacing a supercapacitor to a DC grid 

Qiong Wang

A Thesis<br>In the Department<br>Of<br>Electrical and Computer Engineering

Presented in Partial Fulfillment of the Requirements
For the Degree of Master of Science (Electrical and Computer Engineering) at Concordia University

Montreal, Quebec, Canada

November 2022
© Qiong Wang, 2022

School of Graduate Studies
This is to certify that the thesis prepared

## By: $\quad$ Qiong Wang

Entitled: Multi-mode tri-state operation of a 4-switch bidirectional DC-DC converter for interfacing a supercapacitor to a DC grid
and submitted in partial fulfillment of the requirements for the degree of

## Master of Applied Science (Electrical and Computer Engineering)

complies with the regulations of the University and meets the accepted standards with respect to originality and quality.

Signed by the final examining committee:
$\qquad$ Chair
Dr. Chunyan Lai
$\qquad$ External Examiner
Dr. Truong Nguyen
$\qquad$ Examiner
Dr. Chunyan Lai

Dr. Luiz Antonio C. Lopes

Approved by: $\qquad$
Dr. Yousef R. Shayan, Chair,
Department of Electrical and Computer Engineering

Dr. Mourad Debbabi, Dean,
Gina Cody School of Engineering and Computer Science


#### Abstract

\title{ Multi-mode tri-state operation of a 4-switch bidirectional DC-DC converter for interfacing a supercapacitor to a DC grid }


#### Abstract

Qiong Wang Energy storage devices such as supercapacitors and batteries are frequently used to support DC nanogrids that employ renewable resources. They make the system more stable and reliable, by contributing to power balance with high charge/discharge rates. The 2 -switch class C DC-DC converter with dual-state logic is widely used as the interface for supercapacitors to a DC nano grid. It presents slow dynamic response due to the Right-Half Plane (RHP) zero in the transfer function of $V_{o} / D$ in Boost mode, when supercapacitors supply power to the DC grid. This converter also faces an issue of losing current control when the voltage of the supercapacitor is higher than that of the DC nanogrid. A 4-switch bidirectional DC-DC converter in the Buck-Boost mode that consists of two half-bridges and an intermediate inductor can be used as the interface. By using tri-state logic with fixed $D_{o f f}$, it can eliminate the RHP zero in the transfer function $I_{o} / D_{o n}$ and control the current flow all the time. However, the voltage gain of the output voltage over the supercapacitor's voltage decreases because of the fixed $D_{\text {off }}$, which is an issue when the converter only operates in one mode and the supercapacitor voltage changes between half voltage ( 24 V ) to rated voltage ( 48 V ). Thus, the mode must be changed between Boost and Buck-Boost modes as the voltage in the supercapacitor varies.


The tri-state logic can present different sequences with the three states $D_{o n}, D_{o f f}$, and $D_{f w}$. Thus the traditional pulse width modulation (PWM) technique using one modulating signal $D_{\text {on }}$ cannot be used in the tri-state logic. This thesis proposes a flexible space vector modulation scheme, which concerns the modes of operation, the sequences of the tri-states, and the state of each switch. A smooth mode transition logic is presented to reduce the output current variation when the mode changes between the Boost and Buck-Boost modes. The main goal of this work is to regulate the output current at a set value, while the converter changes between the Boost and Buck-Boost modes as a function of the voltage gain $\left(V_{o} / V_{i n}\right)$ with the input voltage varying in a wide range. The analysis of the system and design of controllers are presented and verified. Simulation results
with the proposed modulation scheme and smooth mode transition logic, as well as experimental implementation, are presented and discussed.

## ACKNOWLEDGEMENT

First, I would like to express my deep gratitude to Professor Luiz A. C. Lopes, his passion for research and positive attitude inspires me a lot, with his kind support, valuable instructions, professional guidance, and patience, I have this wonderful research journey.

Then, I would like to express my gratitude to my committee members, for their time and guidance through the review of the thesis. I would also like to thank my colleagues in the Power Electronics and Energy Research (PEER) group of Concordia University, your encouragement and support help me achieve my goals, special thanks to Gabriel Renan Broday, Yupeng Liu, Jingdi Wang, Ying Zuo, Neetusha Kalarikkal, Koteswara Rao Alla and Tamanwe Payarou who were always willing to help and share their valuable experiences.

Finally, I want to express my deepest appreciation and love to my husband and my parents, for their unconditional support, endless love, and heartful encouragement.

## Table of Contents

List of Figures ..... ix
List of Tables ..... xv
Nomenclature ..... xvi
Chapter 1 Introduction ..... 1
1.1 Problem statement and proposed solution ..... 2
1.2 Scope and contribution of thesis ..... 4
1.3 Thesis outline ..... 5
Chapter 2 Bidirectional 4-Switch DC-DC converter operating with tri-state logic. ..... 6
2.1 Circuit scheme with a bidirectional 4-switch DC-DC converter ..... 6
2.2 Tri-state operation with fixed Doff ..... 9
2.2.1 The selection of the value of fixed Doff ..... 9
2.2.2 Switching scheme for the Boost mode ..... 11
2.2.3 Switching scheme for the Buck-Boost mode ..... 14
2.2.4 Possible sequences of states for Boost and Buck-Boost modes ..... 16
2.2.5 Component selection and calculation ..... 18
2.3 Control strategy ..... 20
2.3.1 State-space averaging method to derive the transfer functions of the converter ..... 20
2.3.2 Single duty cycle control ..... 26
2.3.3 Design of the PI controller ..... 27
2.4 Conventional dual-state operation ..... 30
2.4.1 Switching scheme for Buck-Boost mode ..... 31
2.4.2 Design controllers for the cascade control loops ..... 32
2.5 Simulation scheme ..... 36
2.5.1 Space vector modulation scheme ..... 36
2.5.2 Circuit scheme with tri-state logic ..... 44
2.5.3 Simulation scheme with tri-state logic in Boost and Buck-Boost modes ..... 45
2.5.4 Comparison to conventional dual-state operation ..... 53
2.6 Summary ..... 55
Chapter 3 Transition between modes of operation ..... 56
3.1 Selection of mode of operation ..... 56
3.2 A dynamic transition between modes of operation ..... 58
3.3 Protection logic for SC voltage ..... 60
3.4 Simulation results ..... 62
3.4.1 Final simulation scheme ..... 62
3.4.2 Simulation results with a fixed input voltage ..... 64
3.4.3 Simulation results as the input voltage varies ..... 65
3.5 Simulation verification for experiments. ..... 69
3.5.1 Design the digital controller using direct digital approach ..... 69
3.5.2 Simulation scheme for generating the code used in the DSP ..... 72
3.5.3 Simulation results ..... 79
3.6 Summary ..... 81
Chapter 4 Experimental Implementation ..... 83
4.1 Experimental setup ..... 83
4.2 Experimental results ..... 86
4.2.1 Open loop test ..... 86
4.2.3 Closed-loop test ..... 95
4.2.4 Mode transition logic test ..... 97
4.3 A supercapacitor test ..... 102
4.4 Summary ..... 104
Chapter 5 Conclusions ..... 105
5.1 Summary ..... 105
5.2 Future work ..... 106
Bibliography ..... 107
Appendix ..... 110

## List of Figures

Figure 1-1 4-switch bidirectional DC-DC converter connecting a SC to a DC nano-grid ............ 3
Figure 2-1 The 4-switch bidirectional DC-DC converter connected to a DC bus

Figure 2-2 The current paths in the four possible states for Io $>0$, IL $>0$ (Don in red color, DoffB in blue color, DoffBB in green color, Dfw in pink color) ............................................................... 8

Figure 2- 3 The current paths in the four possible states with $\mathrm{Io}<0$, $\mathrm{IL}<0$ (Don in red color, DoffB in blue color, DoffBB in green color, Dfw in pink color) ................................................... 8

Figure 2-4 Current flow during ON state in Boost mode with IL > 0 A ...................................... 12
Figure 2- 5 Current flow during OFF state in Boost mode with IL > 0 A.................................... 12
Figure 2-6 Current flow during free-wheeling state in Boost mode with IL > 0 A..................... 13
Figure 2- 7 Current flow during OFF state in Buck-Boost mode................................................. 14
Figure 2- 8 Theoretical waveforms of inductor current, inductor voltage, ON switches for tri-state Boost mode of operation with (a) sequence \#1 (b) sequence \#2 .................................................. 17

Figure 2-9 Theoretical waveforms of inductor current, inductor voltage, ON switches for tri-state Buck-Boost mode of operation with (a) sequence \#1 (b) sequence \#2......................................... 17

Figure 2-10 The 4-switch bidirectional converter interfacing a SC to the DC bus ..................... 20
Figure 2-11 Control scheme for the 4-switch bidirectional DC-DC converter ............................ 27
Figure 2-12 Bode plot of the plant for the design of current loop ............................................... 28
Figure 2-13 Bode plot of the plant with a type 3 PI controller for the design of current loop .... 30
Figure 2-14 The scheme of the cascade control loops for dual-state........................................... 31
Figure 2-15 Bode plot of the inner plant sys_inner ..................................................................... 33
Figure 2-16 Bode plot of the plant sys_inner and LTF............................................................... 34
Figure 2-17 Bode plot of the outer plant sys_outer ..................................................................... 35
Figure 2-18 Bode plot of the plant sys_outer and LTF............................................................... 36
Figure 2-19 Mode of operation ..... 37
Figure 2-20 Sequences of states of the 4 modes of operation a) 11-Boost seq \#1, b) 12-Boost seq
\#2, c) 13-Buck-Boost seq \#1, d) 14-Buck-Boost seq \#2 ..... 39
Figure 2-21 Staircase signal in one period ..... 40
Figure 2-22 Total three states of operation signal pre_seq ..... 41
Figure 2- 23 Usage of 7 us time delay ..... 42
Figure 2-24 Sequence generation scheme for gating signals ..... 43
Figure 2- 25 Gating signals for the 4 switches ..... 43
Figure 2-26 Final space vector modulation scheme ..... 44
Figure 2-27 Scheme of the converter and current control loop ..... 45Figure 2-28 a) PWM, with waveforms of ramp_1 (blue), Don (red), toff_tfw (black), pre_seq andSeq1or2; b) Sequences of the states of operation and gating signals for S1 and S3, c) Inductorcurrent and Mode. ......................................................................................................................... 46
Figure 2- 29 a) PWM, with waveforms of ramp_1 (blue), Don (red), toff_tfw (black), pre_seq andSeq1or2 ; b) Sequences of the states of operation and gating signals for S1 and S3, c) Inductorcurrent and Mode.47
Figure 2-30 Simulation results of the converter operating tri-state Boost mode (Vin=24 V) ..... 49Figure 2-31 a) PWM, with waveforms of ramp_1 (blue), Don (red), toff_tfw (black), pre_seq andSeq1or2; b) Sequences of the states of operation and gating signals for S1 and S3, c) Inductorcurrent and Mode.50
Figure 2- 32 a) PWM, with waveforms of ramp_1 (blue), Don (red), toff_tfw (black), pre_seq and Seq1or2; b) Sequences of the states of operation and gating signals for S1 and S3, c) Inductor current and Mode.51
Figure 2-33 Simulation results of the converter operating tri-state Buck-Boost mode (Vin=45 V) 52

Figure 2- 34 Simulation results of the converter with tri-state and dual-state for case 1 (Vin $=24$
$\qquad$
V, Boost mode)
Figure 2-35 Simulation results of the converter with tri-state and dual-state for case 2 (Vin $=45$
V, Buck-Boost mode) ................................................................................................................... 54

Figure 3-1 Mode of operation considering the mode transition (a) Vin varies between 24 V to 48
V (b)Output current Io (C) mode of operation.............................................................................. 57
Figure 3- 2 Current control loop added with a Mode Transition Block ....................................... 58
Figure 3- 3 C code for smooth mode transition ............................................................................ 59
Figure 3- 4 Flow chart for smooth mode transition ..................................................................... 60
Figure 3-5 Protection of SC from overcharging and over-discharging (a) $V_{\text {in }}$ varies between 24 V to 48 V (b) Changes of Iref (Original Iref: in solid blue line; modified Iref: in solid red line) .... 61

Figure 3- 6 The SC voltage protection logic............................................................................... 62
Figure 3-7 Final current control loop with SC voltage protection logic and mode transition block 62

Figure 3- 8 Final simulation scheme............................................................................................ 63
Figure 3-9 Change of mode of operation: Boost to Buck-Boost to Boost for Iref = 5 A and Vin = 33 V.............................................................................................................................................. 64

Figure 3-10 Change of mode of operation: Buck-Boost to Boost to Buck-Boost for Iref $=-5 \mathrm{~A}$ and Vin $=33$ V............................................................................................................................... 65

Figure 3-11 a) Reference (blue) and actual output current (red), b) Input/supercapacitor voltage, c) Mode of operation, d) Don. 66

Figure 3-12 a) Reference (blue) and actual output current (red), b) Input/supercapacitor voltage, c) Mode of operation, d) Output voltage of the current PI controller (blue curve) and Don (red curve).

Figure 3-13 a) Reference (blue) and actual output current (red) without the input voltage protection logic b) Input/supercapacitor voltage............................................................................................ 68

Figure 3-14 a) Reference and actual output current with the input voltage protection logic b) Input/supercapacitor voltage ......................................................................................................... 68

Figure 3-15 The ADC module and digital current control loop .................................................. 74
Figure 3-16 Input and output waveforms of a ePWM generator of F28335 [20]........................ 75
Figure 3-17 Input and output waveforms of the ePWM blocks of S1 and S3 in Mode 11.......... 76
Figure 3-18 Triangle carrier wave with the control signals of S1 and S3 in one period ............. 76
Figure 3-19 Mode of operation and ePWM blocks for the four switches ................................... 77
Figure 3-20 Digital simulation scheme....................................................................................... 78
Figure 3-21 Digital simulation results of the converter with tri-state in Boost mode (Vin $=24 \mathrm{~V}$ )
$\qquad$
Figure 3-22 Digital simulation results of the converter with tri-state in Buck-Boost mode (Vin =
$\qquad$
Figure 3-23 Change of mode of operation in digital control: Boost to Buck-Boost to Boost for Iref $=5 \mathrm{~A}$ and Vin $=33 \mathrm{~V}$. Without a smooth mode transition logic (blue curve) and with a smooth mode transition logic (red curve)................................................................................................. 80

Figure 3-24 Change of mode of operation in digital control: Boost to Buck-Boost to Boost for Iref $=-5 \mathrm{~A}$ and Vin $=33 \mathrm{~V}$. Without a smooth mode transition logic (blue curve) and with a smooth mode transition logic (red curve)

Figure 3-25 The 4-switch converter operating with a wide input voltage in digital control: a) Reference and actual output current, b) Input/supercapacitor voltage, c) Mode of operation...... 81

Figure 4-1 The block diagram of experimental setup 84

Figure 4- 2 The experimental setup.(A) DC power supply for charging SC. (B) Resistor. (C) Supercapacitors. (D) 4-switch bidirectional DC-DC converter board, DSP F28335 board and
current sensors and conditioning circuit board. (E) Load resistor. (F) DC power supply. (G) DC power supply for switches and sensors. (H) Oscilloscope............................................................ 85

Figure 4- 3 4-switch bidirectional DC-DC converter board, DSP F28335 board and current sensors and conditioning circuit board

Figure 4-4 Output of reference ePWM (C1 in blue color) and gating signals of S 1 ( C 2 in pink color), S2 (C3 in light blue color) and S3 (C4 in green color) in Mode 11

Figure 4-5 Output of reference ePWM(C1 in blue color) and gating signals of $\mathrm{S} 1(\mathrm{C} 2$ in pink color), S2 (C3 in light blue color)and S3(C4 in green color) in Mode 12

Figure 4- 6 Gating signals for the four switches in Mode 11. (C1--- S1, C2 --- S2, C3 --- S3, C4 -
$\qquad$
Figure 4-7 Gating signals for the four switches in Mode 12. (C1--- S1, C2 --- S2, C3 --- S3, C4 -
$\qquad$
Figure 4- 8 Gating signals for the four switches in Mode 13. (C1--- S1, C2 --- S2, C3 --- S3, C4 -
$\qquad$
Figure 4- 9 Gating signals for the four switches in Mode 14. (C1--- S1, C2 --- S2, C3 --- S3, C4 -
$\qquad$
Figure 4-10 Output current and gating signals for open loop test in Boost mode....................... 94
Figure 4-11 Output current and gating signals for open loop test in Buck-Boost mode. ............. 95
Figure 4-12 Experimental results with input voltage 24 V in Boost mode. ................................ 96
Figure 4-13 Experimental results with input voltage 36 V in Buck-Boost mode........................ 97
Figure 4-14 Experimental results without smooth mode transition logic. C1 (blue): input voltage, C2 (pink): output current, C3 (light blue): output voltage, C4 (green): from Mode 13(high value) to Mode 11(low value) to Mode 13 .............................................................................................. 98

Figure 4- 15 Output current variation without smooth mode transition logic. C1 (blue): input voltage, C2 (pink): output current, C3 ( light blue): output voltage, C4 (green): Mode 13 (high value) and Mode 11 (low value)

Figure 4- 16 Output current variation without smooth mode transition logic. C1 (blue): input voltage, C2 (pink): output current, C3 ( light blue): output voltage, C4 (green): Mode 13 (high value) and Mode 11 (low value)

Figure 4-17 Experimental results with smooth mode transition logic. C1 (blue): input voltage, C2 (pink): output current, C3 (light blue): output voltage, C4 (green): from Mode 13 (high value) to Mode 11 (low value) to Mode 13 100

Figure 4-18 Output current variation with smooth mode transition logic. C1 (blue): input voltage, C2 (pink): output current, C3 (light blue): output voltage, C4 (green): Mode 13 (high value) and Mode 11 (low value) 101

Figure 4-19 Output current variation without smooth mode transition logic. C1 (blue): input voltage, C2 (pink): output current, C3 ( light blue): output voltage, C4 (green): Mode 13 (high value) and Mode 11 (low value) 101

Figure 4-20 Experimental results of the converter with varying input voltage for -1 A reference current. C1 (blue): input voltage, C2 (pink): output voltage, C3 ( light blue): output current, C4 (green): Buck-Boost mode (high value) and Boost mode (low value) 103

Figure 4- 21 Experimental results of the converter with varying input voltage for 1 A reference current. C1 (blue): input voltage, C2 (pink): output voltage, C3 ( light blue): output current, C4 (green): Buck-Boost mode (high value) and Boost mode (low value) 104

## List of Tables

Table 2. 1 Truth table of 4-switches for Boost mode of operation ..... 13
Table 2. 2 Truth table of 4-switches for Buck-Boost mode of operation ..... 14
Table 2. 3 Summary of conducting devices for $\mathrm{Io}>0 \mathrm{~A}$ and $\mathrm{Io}<0 \mathrm{~A}$ ..... 15Table 2. 4 The range of voltage gain for the converter operating in Boost and Buck-Boost modes15
Table 2. 5 Input voltage range of SC for the converter operating in Boost and Buck-Boost modes16
Table 2. 6 System parameters ..... 18
Table 2. 7 Nominal 4-switch converter parameters ..... 27
Table 2. 8 Truth table of switches of the converter with dual-state in Buck-Boost modes ..... 31
Table 2. 9 Basic parameters for design controller of the dual-state Buck-Boost mode of operation32
Table 2. 10 State of operation ..... 37
Table 2. 11 The sequences of states of the Mode of operation ..... 38
Table 3. 1 Parameters in the setup for experiments ..... 69
Table 3. 2 Phase shift of the ePWM block for S1 ..... 77
Table 4. 1 Test setting and expecting results for phase shift impact ..... 87

## Nomenclature

PV: Photovoltaics
SC: Supercapacitor
HESS: Hybrid Energy Storage System
ESS : Energy Storage System
DC: Direct Current
RHP : Right-Half Plane
D : Duty Cycle
PWM : Pulse Width Modulation
FW : Free-wheeling
RMS: Root mean square
ESR: Equivalent Series Resistance
PI: Proportional-integral.
PM: Phase Margin
LTF: Loop transfer function
MUX: Multiplexer
DSP: Digital Signal Processor
ADC: Analog-to-Digital Converter
GPIO: General Purpose Input/Output
CPU: Central Processing Unit

## Chapter 1 Introduction

With today's increasing energy demand and depletion of non-renewable resources, renewable ones such as photovoltaics (PV), wind energy and fuel cells are increasingly considered and used in grid systems. Especially in some DC nano-grids, which are very efficient for residential power supply and small buildings. However, due to their fluctuating characteristics, these renewable resources cannot support the DC grid very reliably and stably. So, some energy storage devices, such as supercapacitors (SC) and batteries, connected to the grid through power electronic converters can be used for power balancing and voltage regulation by supplying rapidly changing currents [1]-[4]. A hybrid energy storage system (HESS) contains batteries and supercapacitors. One typical application of HESS is that a battery and a SC are connected to the DC grid through electronic converters, to support varying power demand caused by the changes in PV generation and loads [5][6]. The battery presents high energy density but low power density, while the SC provides high power density low energy density, giving high charge/discharge rates. In this thesis, the aim is to use a SC as an energy storage system (ESS) to support a 48 V DC bus in a DC nanogrid, with the voltage of the SC changing between half rated and rated voltage ( 48 V ), to supply and absorb fast changing currents. This project could be applied in DC microgrids, small electric vehicles, and aircraft, and can be used to provide high voltage gain for SCs in a HESS.

The 2-switch class C DC-DC converter with dual-state ( $D_{o n}$ and $D_{o f f}$ ) logic is frequently used as the interface for the supercapacitor in DC grids, with the SC placed at the low voltage side [5][7]. One issue is that during the transient response, the actual output power flow will change in the wrong direction following a variation in the reference value due to a presence of a Right-Half Plane (RHP) zero in the transfer function of the output voltage ( $V_{o}$ ) with respect to the duty cycle $(D)$ in Boost mode, with power flowing from the SC to the DC bus. This can be solved by using cascaded control loops with an inner current control loop and an outer voltage control loop. This compromises the dynamic response speed, since the bandwidth of the outer voltage control loop has to be about $20 \%$ of the bandwidth of the inner current loop. The tri-state control ( $D_{\text {on }}$ and $D_{\text {off }}$ and $D_{f w}$ ) logic can eliminate the RHP zero by including a free-wheeling segment/period ( $D_{f v}$ ) of the inductor current. However, this requires an additional switch and diode for the converter and a multivariable ( $D_{\text {on }}$ and $D_{o f f}$ or $D_{f w}$ ) modulation/control scheme [8]. In addition to the slow dynamic response, the 2 -switch class C converter will lose the control of power flow when the voltage of
the DC grid drops below the voltage of the SC, with the conduction of the anti-parallel diodes of the converter. A 4-switch bidirectional Buck-Boost converter with two half-bridges and an intermediate inductor can solve this issue and can control the power flow with the SC voltage either higher or lower than the DC grid voltage [9].

The 4 -switch bidirectional DC-DC converter can operate in Boost, Buck-Boost and Buck modes, but with conventional dual-state control in the Boost and Buck-Boost modes, the transfer function of the output current $\left(I_{o}\right)$ or output voltage $\left(V_{o}\right)$ with the duty cycle $(D)$ also presents an RHP zero which slows down the dynamic response. The tri-state control logic used in a modified unidirectional Boost converter is extended for the 4 -switch bidirectional DC-DC converter [10]. Unlike in the 2 -switch converter, the 4 -switch converter already includes all required switches/diodes for tri-state operation. The tri-state contains ON, OFF and free-wheeling (FW) states, and concerns a multivariable control problem with two variables of the three, usually the ON and OFF duty cycles, as control variables. But the control of the two state variables would lead to the appearance of cross-coupling transfer functions [11], what complicates the design of linear controllers. One method to avoid the cross-coupling transfer functions is to keep one of the durations of the three states constant, usually $D_{\text {off }}$ [10]. In this case, the small-signal model employed to design the controllers becomes simple when the system is treated as single-variable.

The DC nano-grid typically consists of several energy resources interfaced through DC-DC converters to the DC bus. These are controlled either in a current limit mode or in a droop control mode [12] and can be modeled as a voltage source in series with an equivalent feeder resistance [10]. In this thesis, a supercapacitor is connected to a DC nano-grid, through a 4-switch bidirectional DC-DC converter operating with tri-state control logic with fixed $D_{\text {off. }}$ The converter can inject power into the DC grid or draw power, charging the supercapacitor.

### 1.1 Problem statement and proposed solution

When a supercapacitor is used to provide fast varying positive and negative (output) currents for a DC nano-grid, a 4-switch bidirectional DC-DC converter can be used as the interface. The basic circuit scheme of 4-switch bidirectional DC-DC converter interfacing the SC to a DC nanogrid is shown in Figure 1-1. The DC nano-grid is modeled as a $48 \mathrm{~V}\left(V_{d c}\right)$ and a feeder impedance $\left(R_{f}\right)$. The converter operates in tri-state control logic with an appropriate fixed value of $D_{\text {off }}$ to
eliminate the RHP zero of the transfer function of output current $I_{o}$ with respect to the duty cycle $D_{o n}$. This provides a fast dynamic response compared with the conventional dual-state control logic, only using a single duty cycle control.


Figure 1-1 4-switch bidirectional DC-DC converter connecting a SC to a DC nano-grid

The tri-state scheme, with ON, OFF, and free-wheeling states, can have several sequences. With different sequences of the tri-state $D_{o n}, D_{o f f}$, and $D_{f w}$ in one switching period, one cannot use the conventional pulse width modulation (PWM) logic, with only one modulating signal $D_{o n}$, to get the gating signals for different modes of operation. A space vector type modulation scheme is developed to solve this problem and it can work in both analog and digital control. The space vector modulation scheme concerns the modes of operation, the sequences of the tri-states, to generate the gating signals sent to the switches. This modulation scheme is relatively flexible, and it should be able to extend to operate with quad-state logic [13]. However, in such a case, generating the gating signals of the switches with three modulating signals while realizing a specific sequence of states becomes more complicated.

In this thesis, the voltage of the $\mathrm{SC}\left(V_{\text {in }}\right)$ is usually lower or slightly higher than the voltage at the output of the power interface ( $V_{o}$ ), thus the converter can operate in Boost and Buck-Boost modes. In principle, operation in the Buck-Boost mode should suffice, but with the fixed value of
$D_{\text {off }}$, the allowed voltage gain $\left(V_{o} / V_{\text {in }}\right)$ is reduced. This becomes a serious constraint since the voltage of the SC should be allowed to vary in a wide range for maximizing the amount of energy that it can supply/absorb following a given DC grid power variation. Thus, a smooth mode transition logic for transitioning to and from the Boost mode should be included in the tri-state logic with a fixed $D_{\text {off, to }}$ to minimize the variations of the current when modes change. Besides, with negative/positive output current references, the voltage of SC increases/decreases, thus a protection logic is also considered to protect the SC, avoiding over-charging or over-discharging.

For the digital control, several digital control design approaches for switch mode power converter are presented and compared in [14]. The most recommended, the direct digital approach, can provide wide bandwidth while keeping the system stable and even performing better with a low sampling frequency. An issue caused by the RHP zero in the transfer function in the w-domain, limits the selection of the crossover frequency [15]. However, with a low sampling frequency chosen in this project to design a digital controller, the direct digital approach is used.

### 1.2 Scope and contribution of thesis

This thesis focuses on the design of the control loop for the 4 -switch bidirectional DC-DC converter operating with tri-state logic interfacing a SC to the DC grid, implementing a space vector modulation scheme and mode transition logic for a wide input voltage range.

The main contributions of this thesis are as follows.

1) Design of the controllers for the current control loop to regulate the output current injecting or drawing from the DC grid to a SC.
2) Design and implement a space vector modulation scheme for the converter operating with tri-state control logic.
3) Design and test a dynamic transition logic between modes of operation to ensure the converting operating in a wide input range with small transition variations in the output current.
4) Validate the performance of the system with simulation and experimental tests.

### 1.3 Thesis outline

The structure of this thesis is as follows.
Chapter 2 discusses the implementation of the 4 -switch bidirectional DC-DC converter with tri-state logic with duty cycle control interfacing a supercapacitor to a DC grid. It also presents the state-space averaging method to derive the transfer functions of the converter and simulation results by using space vector modulation scheme.

Chapter 3 discusses the problem of limited voltage gains due to a constant value of $D_{\text {off }}$ for the converter operating in both Boost and Buck-Boost modes and presents and validates the solution by using smooth mode transition logic. It shows the final/complete simulation results of the converter operating in analog control and digital control.

Chapter 4 presents the experimental implementation and several test cases to validate the simulation results.

Chapter 5 presents the conclusion and suggestions for future research.

## Chapter 2 Bidirectional 4-Switch DC-DC converter operating with tri-state logic

A 4-switch bidirectional DC-DC converter can be used to interface two storage devices such as supercapacitors and batteries or connect an energy storage device to a DC grid. In this project, the bidirectional converter is used for interfacing a supercapacitor (SC) to a DC grid rated at 48 V . The supercapacitor can provide or absorb power from the DC grid, and the goal of this project is to regulate the value of the output current injected to, or drawn from, the DC grid, under varying conditions. It is assumed that the voltage of the $\mathrm{SC}\left(V_{i n}\right)$ remains between half and the rated voltage (48 V). In this chapter, the 4-switch bidirectional DC-DC converter operating with the tri-state logic is presented and compared to another operating with conventional dual-state control.

### 2.1 Circuit scheme with a bidirectional 4-switch DC-DC converter

The tri-state logic employed for the modified uni-directional Boost converter with an additional switch and diode [8] can be extended and used for this 4 -switch bidirectional DC-DC converter [10]. An additional state free-wheeling $D_{f w}$ is added to the dual-state $D_{o n}$ and $D_{o f f}$ (the duty cycles meet the one switching period equation $D_{o n}+D_{o f f}+D_{f w}=1$ ), this tri-state modulation scheme can eliminate the RHP zero. However, the system becomes multi-variable, one can control two states of the three, usually the $D_{o n}$ and $D_{\text {off }}$ duty cycles. The free-wheeling $D_{f w}$ can be derived from the one switching period equation, but this method leads to the appearance of cross-coupling transfer functions [11] what complicates the design of linear controllers. One method is to keep one of the durations of the three states constant, usually $D_{\text {off }}$ [10], thus the system can be treated as singlevariable system, and the small-signal model employed to design the controllers becomes simple compared to the multi-variables system. Other methods can employ a dual-mode control scheme with parallel [16] or cascaded [17] control loops. In this project, the tri-state logic with fixed $D_{\text {off }}$ is used. With the $D_{\text {off }}$ fixed, one can control the output current, absorb, or supply, only with a standard single duty cycle control, $D_{o n}$.

The 4-switch bidirectional DC-DC converter used in this project is shown in Figure 2-1. It contains two half-bridges and an intermediate inductor, connecting the $\mathrm{SC}\left(V_{i n}\right)$ to the DC grid $\left(V_{d c}\right)$ through a feeder impedance $\left(R_{f}\right)$. The value of $V_{d c}$ is 48 V , the value of the feeder impedance
$R_{f}$ is $0.2 \Omega$, which represents the wire resistance. In this project, the output current is expected to be adjustable between -5 A and 5 A .


Figure 2-1 The 4-switch bidirectional DC-DC converter connected to a DC bus

The switches in a half-bridge operate complementarily, so the four switches (S1, S2, S3 and S4) can present four possible "states" of operation with S1S3, S1S4, S2S3 and S2S4 ON. Four antiparallel diodes, body diodes of MOSFETs, are modeled, what is essential for the converter to operate with bidirectional power flow. When the SC injects power into the DC grid ( $V_{o}>V_{d c}$ ), the output current $I_{o}$ is defined as positive as shown in the Figure 2-1, otherwise, the output current is defined as negative. The direction of the power flow determines whether $I_{L}>$ or $<0$.

The four possible "states" of operation correspond to $D_{o n}, D_{o f f B}$ (OFF state in Boost mode), $D_{o f f B B}$ (OFF state in Buck-Boost mode), and $D_{f w}$, respectively, and current paths in the four possible "states" of operation are presented in Figure 2-2 for $I_{o}>0, I_{L}>0$ and in Figure 2-3 for $I_{o}<0, I_{L}$ $<0$. There one can see the conducting switches or diodes (D1, D2, D3 and D4).

## $\mathrm{lo}>0, \mathrm{IL}>0$



Figure 2-2 The current paths in the four possible states for $10>0, I L>0$ (Don in red color, DoffB in blue color, DoffBB in green color, Dfw in pink color)


Figure 2-3 The current paths in the four possible states with lo <0,IL<0 (Don in red color, DoffB in blue color, DoffBB in green color, Dfw in pink color)

### 2.2 Tri-state operation with fixed Doff

The mode of operation of the 4 -switch bidirectional converter with tri-state logic can be Boost, Buck-Boost and Buck modes. Since in the application considered in this project, the voltage of the $\mathrm{SC}\left(V_{i n}\right)$ is changing between half-rated voltage to the rated voltage 48 V , which is lower or slightly higher than the output of the power interface ( $V_{o}$ ), operation in the Boost and Buck-Boost mode is enough for all cases.

### 2.2.1 The selection of the value of fixed Doff

For tri-state logic, it is essential to make sure that the converter always operates with tri-state logic in steady-state. Since $D_{o f f}$ is fixed at a constant value, a transient increase in $D_{o n}$ to increase the magnitude of $I_{L}$ and $I_{o}$, requires a corresponding transient decrease in $D_{f w}$. Thus, a minimum value of $D_{f w}\left(D_{f w, m i n}\right)$ in steady-state needs to be set, to provide a dynamic range of $D_{o n}$ for increasing $I_{L}$ and $I_{o}$ without saturating the controller. Likewise, a minimum value of $D_{o n}$ ( $D_{o n \_m i n}$ ) is needed for decreasing the magnitude of $I_{L}$ and $I_{o}$ without saturating the controller and make sure the three states are used. In this project, the minimum values of $D_{f w}$ and $D_{o n}$ are both set as 0.1 . Then, the duration of the OFF duty cycle must be fixed at less than 0.8. A higher value of the fixed $D_{\text {off }}$ reduces the intermediate inductor current $\left(I_{L}\right)$ for a given output current ( $I_{o}$ ) according to equation (2-1) and thus leads to higher efficiency and small size of the inductor. Conversely, a smaller $D_{o f f}$ with $D_{f w_{-} \min }$ can increase the transient of $D_{o n}\left(D_{o n \_\max }=1-D_{o f f}-D_{f w_{-} \min }\right)$ and thus increase the voltage gain and have fast transient response. Therefore, by choosing an appropriate value for $D_{\text {off }}$ to balance the efficiency and the transient response speed, is important. A procedure for computing a suitable $D_{o f f}$ was presented in [19].

The equation of the average values of the inductor current $I_{L}$, output current $I_{o}$ and $D_{\text {off }}$ of the converter operating with tri-state logic is given by [10]

$$
\begin{equation*}
I_{L}=\frac{I_{o}}{D_{o f f}} \tag{2-1}
\end{equation*}
$$

### 2.2.1.1 Selecting a suitable Doff in Boost mode of operation

The converter in this project interfaces a SC to the DC bus rated at 48 V . The SC operates with voltages between 24 V to 48 V . Considering a $+/-10 \%$ margin of the output voltage based on the rated DC bus voltage, the minimum output voltage is $0.9 V_{o}(43.2 \mathrm{~V})$ and the maximum output
voltage is $1.1 V_{o}(52.8 \mathrm{~V})$. Then the worst case in Boost mode, in terms of voltage gain, is using a SC voltage of 24 V and a DC grid voltage of 52.8 V . The gain equation derived considering that the average voltage in the inductor in steady-state is 0 V , is given by

$$
\begin{equation*}
\operatorname{Gain}_{\max }=\frac{V_{o \_\max }}{V_{\text {in_min }}}=\frac{D_{o n}+D_{o f f}}{D_{o f f}}=\frac{1-D_{f w \_\min }}{D_{o f f}} \tag{2-2}
\end{equation*}
$$

With $D_{f w_{-} \text {min }}=0.1, D_{\text {off }} \approx 0.4$ for operating in Boost mode, and the maximum input voltage for Boost mode is given by

$$
\begin{equation*}
V_{\text {in_max }}=\frac{V_{o \_\min }}{G a i n_{\min }}=V_{o} /\left(1+\frac{D_{\text {on_min }}}{D_{\text {off }}}\right) \tag{2-3}
\end{equation*}
$$

When $D_{\text {off }}$ is 0.4 , the maximum input voltage is $0.8 \mathrm{~V}_{\mathrm{o}}$. For Boost mode of operation, assuming that $V_{o}$ is at its minimum value, which is 43.2 V , with $D_{o n_{-} \min }=0.1$ and $D_{\text {off }}=0.4$. Therefore, for $24 \mathrm{~V}<V_{\text {in }}<34.56 \mathrm{~V}$ and $43.2 \mathrm{~V}<V_{o}<52.8 \mathrm{~V}$, one can operate in the Boost mode with $D_{\text {off }}=0.4$ and $D_{o n_{-} \text {min }}=D_{f w_{-} \min }=0.1$. However, one would have to change to the Buck-Boost mode when $V_{\text {in }}$ exceeds 34.56 V .

### 2.2.1.2 Selecting a suitable $\boldsymbol{D}_{\text {off }}$ in Buck-Boost mode of operation

In Buck-Boost mode of operation, the equation of the maximum voltage gain is by

$$
\begin{equation*}
\text { Gain }_{\text {max }}=\frac{V_{\text {omax }}}{V_{\text {inmin }}}=\frac{D_{\text {on_max }}}{D_{\text {off }}} \tag{2-4}
\end{equation*}
$$

Considering the worst case using a SC voltage of 24 V and a DC grid voltage of 52.8 V , after calculation, $D_{\text {off }} \approx 0.28$, and the minimum input voltage for the Buck-Boost mode is given by

$$
\begin{equation*}
V_{\text {in_min }}=\frac{V_{o \_\max }}{\text { Gain }_{\max }}=V_{o} /\left(\frac{D_{o n \_\max }}{D_{o f f}}\right) \tag{2-5}
\end{equation*}
$$

Therefore, for $24 \mathrm{~V}<V_{\text {in }}<48 \mathrm{~V}$ and $43.2 \mathrm{~V}<V_{o}<52.8 \mathrm{~V}$, one can operate in the Buck-Boost mode with $D_{o f f}=0.28$ and $D_{f w_{-} \min }=0.1$. However, using a relatively small value of $D_{o f f}(0.28)$ and an output current of 5 A , requires the inductor current to be large as 17.85 A according to equation (2-1) and low efficiency, thus the value of $D_{\text {off }}$ would be chosen higher than 0.28 . Because of the limited input voltage range in Boost mode or Buck-Boost mode, in this project, the converter
operates in both Boost and Buck-Boost modes interfacing the SC to the DC grid, and the modes must change since the SC voltage varies between 24 V to 48 V . The overlap voltage range between Boost mode and Buck-Boost mode is given by

$$
\left(V_{i n_{\text {maxBoost }}}-V_{i n_{\text {minBuckBoost }}}\right)
$$

Considering the operation of Boost and Buck-Boost modes, one can select a $D_{\text {off }}$ value from the range of 0.28 to 0.4 . In this project, $D_{\text {off }}$ is fixed at 0.35 to have a large enough overlap voltage range between Boost and Buck-Boost modes which could give more safety space for mode transitions. The resulting overlap voltage range for $D_{\text {off }} 0.35$ is shown below.

$$
\begin{equation*}
V_{\text {in }_{\text {maxBoost }}}-V_{\text {in minBuckBoost }=\frac{V_{o}}{1+\frac{D_{\text {on_min }}}{D_{o f f}}}-\frac{V_{o}}{\frac{D_{\text {on_max }}}{D_{\text {off }}}} \approx 0.141 V_{o} .{ }^{0} .} \tag{2-6}
\end{equation*}
$$

The value of the control variable should be $D_{\text {on_min }}<D_{o n}<1-D_{o f f}-D_{f w_{-} \text {min }}$ which is $0.1<D_{\text {on }}<0.55$.

### 2.2.2 Switching scheme for the Boost mode

The 4-switch bidirectional converter operates in Boost mode when the SC voltage ( $V_{i n}$ ) is much lower than the output voltage. One can see the current flow in the converter while operating in Boost mode with respect to the three states ( $D_{o n}, D_{o f f}$ and $\left.D_{f v}\right)$ in Figure 2-4, Figure 2-5, and Figure 2-6.


Figure 2-4 Current flow during ON state in Boost mode with IL > 0 A


Figure 2- 5 Current flow during OFF state in Boost mode with IL $>0$ A


Figure 2- 6 Current flow during free-wheeling state in Boost mode with IL $>0$ A

The truth table of all the switches for the three states of operation in Boost mode:
Table 2. 1 Truth table of 4-switches for Boost mode of operation

| State/Switches | S1 | S2 | S3 | S4 |
| :---: | :---: | :---: | :---: | :---: |
| $D_{\text {on }}$ | ON | OFF | OFF | ON |
| $D_{\text {off }}$ | ON | OFF | ON | OFF |
| $D_{f w}$ | OFF | ON | OFF | ON |

In this mode of operation, the duty cycles of the various states are related by $D_{S 14}+D_{S 13}+D_{S 24}$ $=1$.

The voltage gain and min/max input voltages for operation in Boost mode:

$$
\begin{align*}
& \text { Gain }=\frac{V_{o}}{V_{\text {in }}}=\frac{D_{S 13}+D_{s 14}}{D_{s 13}}=\frac{D_{\text {on }}+D_{\text {off }}}{D_{\text {off }}}  \tag{2-7}\\
& V_{\text {in_min }}=\frac{D_{o f f} V_{o-m a x}}{D_{o f f}+D_{o n M a x}}=\frac{D_{o f f}\left(V_{d c}+I_{o-m a x} R_{f}\right)}{1-D_{f w \_ \text {min }}}  \tag{2-8}\\
& V_{\text {in_max }}=\frac{D_{\text {off }} V_{\text {o_min }}}{D_{\text {off }}+D_{\text {on_min }}}=\frac{D_{\text {off }}\left(V_{\text {dc }}-I_{\text {o_max }} R_{f}\right)}{D_{\text {off }}+D_{\text {on_min }}} \tag{2-9}
\end{align*}
$$

With the parameters used in this project, $D_{f w_{-} \min }=0.1, D_{o n_{-} \min }=0.1, D_{o f f}=0.35, V_{d c}=48 \mathrm{~V}$, $I_{O_{-} \max }=5 \mathrm{~A}$, and the SC operating in the desired voltage range: 24 V to 48 V , the input voltage for the converter operating in Boost mode ranges from 24 V to 36.6 V . For a higher SC voltage, the converter should operate in Buck-Boost mode.

### 2.2.3 Switching scheme for the Buck-Boost mode

When the input voltage is lower or slightly higher than the output of the power interface $\left(V_{o}\right)$, the converter operates in the Buck-Boost mode. The switching scheme only changes during the OFF state ( $D_{\text {off }}$ ) compared to operating in Boost mode, which is shown in Figure 2-7. The OFF state in the Buck-Boost mode has switches S2 and S3 ON while the Off state in the Boost has S1 and S3 ON. The current flow path during the ON state $\left(D_{o n}\right)$ and the free-wheeling state $\left(D_{f v}\right)$ are the same as shown in Figure 2-4 and 2-5 in Boost mode.


Figure 2- 7 Current flow during OFF state in Buck-Boost mode
The truth table of all the switches for the 3 states of operation in Buck-Boost mode:

Table 2. 2 Truth table of 4-switches for Buck-Boost mode of operation

| State/Switches | S1 | S2 | S3 | S4 |
| :---: | :---: | :---: | :---: | :---: |
| $D_{\text {on }}$ | ON | OFF | OFF | ON |
| $D_{\text {off }}$ | OFF | ON | ON | OFF |
| $D_{f w}$ | OFF | ON | OFF | ON |

In this mode of operation, the duty cycles of the various states are related by $D_{S 14}+D_{S 23}+D_{S 24}$ $=1$.

Table 2.3 illustrates conducting devices for $I_{o}>0 \mathrm{~A}$ and $I_{o}<0 \mathrm{~A}$ in the four possible "state" in both Boost and Buck-Boost modes.

Table 2. 3 Summary of conducting devices for $10>0$ A and lo < 0 A

| State | $I_{o}>0 \mathrm{~A}$ | $I_{o}<0 \mathrm{~A}$ |
| :---: | :---: | :---: |
| $D_{o n}$ | S1S4 | S4D1 |
| $D_{o f f B}$ | S1D3 | S3D1 |
| $D_{o f f B}$ | S2D3 | S3S2 |
| $D_{f w}$ | S4D2 | S2D4 |

The voltage gain and $\mathrm{min} / \mathrm{max}$ input voltages for operation in the Buck-Boost mode:

$$
\begin{align*}
& \text { Gain }=\frac{V_{o}}{V_{i n}}=\frac{D_{s 14}}{D_{s 23}}=\frac{D_{o n}}{D_{o f f}}  \tag{2-10}\\
& V_{\text {in_min }}=\frac{V_{o \_ \text {max }} D_{\text {off }}}{D_{\text {on_max }}}=\frac{D_{o f f}\left(V_{d c}+I_{o-m a x} R_{f}\right)}{1-D_{o f f}-D_{f w_{-} \min }}  \tag{2-11}\\
& V_{\text {in_max }}=\frac{V_{o-m i n} D_{o f f}}{D_{\text {on_min }}}=\frac{D_{o f f}\left(V_{d c}-I_{o-\max } R_{f}\right)}{D_{\text {on_min }}} \tag{2-12}
\end{align*}
$$

With $D_{f w_{-} \min }=0.1, D_{o n \_m i n}=0.1, D_{o f f}=0.35, V_{d c}=48 \mathrm{~V}, I_{o_{-} \max }=5 \mathrm{~A}$, and the SC operating in the desired voltage range: 24 V to 48 V . When the converter operates in Buck-Boost mode, the range of the SC voltage is from 31.2 V to 48 V , and the overlap voltage range between Boost and Buck-Boost modes is from 31.2 V to 36.6 V .

Therefore, the voltage gains of output voltage with respect to input voltage for the converter operating in Boost and Buck-Boost can be shown in Table 2.4

Table 2. 4 The range of voltage gain for the converter operating in Boost and Buck-Boost modes

|  | Boost | Buck-Boost | Boost | Buck-Boost |
| :--- | :---: | :---: | :---: | :---: |
| Gain_min | $\frac{D_{\text {on_min }}+D_{\text {off }}}{D_{\text {off }}}$ | $\frac{D_{\text {on_min }}}{D_{\text {off }}}$ | 1.2857 | 0.2857 |
| Gain_max | $\frac{D_{\text {on_max }}+D_{\text {off }}}{D_{\text {off }}}$ | $\frac{D_{\text {on_max }}}{D_{\text {off }}}$ | 2.5714 | 1.5714 |

With 48 V DC nano grid, and $+/-5$ A output current, the value of input voltage in Boost and Buck-Boost modes can be calculated as shown in Table 2.5.

Table 2. 5 Input voltage range of SC for the converter operating in Boost and Buck-Boost modes

|  | Boost | Buck-Boost | Boost | Buck-Boost |
| :---: | :---: | :---: | :---: | :---: |
| $V_{\text {in_min }}$ | $\frac{D_{o f f}\left(V_{d c}+I_{o_{-} \max } R_{f}\right)}{1-D_{f w_{-} \min }}$ | $\frac{D_{o f f}\left(V_{d c}+I_{O_{-} \max } R_{f}\right)}{1-D_{o f f}-D_{f w_{-} \min }}$ | $<24 \mathrm{~V}$ | 31.2 V |
| $V_{\text {in_max }}$ | $\frac{D_{o f f}\left(V_{d c}-I_{O_{-} \max } R_{f}\right)}{D_{\text {on_min }}+D_{o f f}}$ | $\frac{D_{o f f}\left(V_{d c}-I_{O_{-} \max } R_{f}\right)}{D_{o n_{-} \min }}$ | 36.6 V | $>48 \mathrm{~V}$ |

### 2.2.4 Possible sequences of states for Boost and Buck-Boost modes

There are two possible sequences for the three states: The sequence $\# 1 D_{o n}-D_{o f f}-D_{f w}$ and the sequence \#2 $D_{o n}-D_{f w}-D_{o f f}$. Assuming first that the SC voltage is lower than the output voltage ( $V_{\text {in }}$ $\left.<V_{o}\right)$ and that the SC injects current to the $\mathrm{DC} \operatorname{grid}\left(I_{o}>0, I_{L}>0\right)$. Figure 2-8 shows the theoretical waveforms of the inductor current, inductor voltage and switches ON in each state with the two sequences when the converter operates in Boost mode. Figure 2-9 shows the theoretical waveforms when the converter operates in Buck-Boost mode.

From Figure 2-8 and Figure 2-9, and it also has been shown in [10] that using sequence \#1 for positive output current $\left(I_{o}\right)$ and inductor current $\left(I_{L}\right)$ could lead to a lower value of RMS current across inductor and the switches, thus lower power losses than using sequence \#2 in both Boost and Buck-Boost modes of operation. Similarly, for negative output current ( $I_{o}$ ) and inductor current $\left(I_{L}\right)$, using sequence \# 2 will lead to lower power losses than using sequence \#1.

Thus, for lower power loss, depending on the direction of the output current and the values of the SC voltage ( $V_{\text {in }}$ ), the 4 -switch bidirectional DC-DC converter can operate in 4 possible modes: Boost mode sequence \#1, Boost mode sequence \#2, Buck-Boost mode sequence \#1, and BuckBoost mode sequence \#2.


Figure 2-8 Theoretical waveforms of inductor current, inductor voltage, ON switches for tri-state Boost mode of operation with (a) sequence \#1 (b) sequence \#2


Figure 2-9 Theoretical waveforms of inductor current, inductor voltage, ON switches for tri-state Buck-Boost mode of operation with (a) sequence \#1 (b) sequence \#2

### 2.2.5 Component selection and calculation

To get the desired 4 -switch bidirectional DC-DC converter operating as expected, selecting the appropriate inductor and capacitors is important.

The system parameters using in this project are shown in Table 2.6.
Table 2. 6 System parameters

| Parameter | value |
| :--- | :--- |
| Fixed $D_{\text {off }}$ for tri-state operation | 0.35 |
| Switching frequency $f_{s w}$ | 50 kHz |
| $R_{f}$ between output capacitor and DC bus | $0.2 \Omega$ |
| Input voltage $V_{i n}$ | $24 \mathrm{~V} \sim 48 \mathrm{~V}$ |
| DC bus voltage $V_{d c}$ | 48 V |
| $D_{o n}$ | $0.1 \sim 0.55$ |
| $I_{\text {ref }}$ | $\pm 5 \mathrm{~A}$ |
| Output voltage $V_{o}\left(V_{d c}+/-I_{r e f} R_{f}\right)$ | $47 \mathrm{~V} \sim 49 \mathrm{~V}$ |

## 1) Inductor selection

To select the inductor for the power converter, one has to consider the ripple allowed for the inductor current in both Boost and Buck-Boost modes. Considering the worst-case ripple allowed for the system as $40 \%$ of the maximum $I_{L}\left(I_{L}=I_{o} / D_{o f f}\right.$ ), which means

$$
\begin{equation*}
\Delta I_{L} \leq 40 \% \frac{I_{o}}{D_{o f f}} \tag{2-13}
\end{equation*}
$$

So $\Delta I_{L}<6$ A with the system parameters $I_{o}=5 \mathrm{~A}, D_{\text {off }}=0.35, D_{o n}: 0.1 \sim 0.55, f_{s w}=50 \mathrm{kHz}$.

In Boost mode of operation, the equation of the inductor current ripple is given by [19]

$$
\begin{equation*}
\Delta I_{L}=\frac{V_{i n} D_{o n}}{L f_{s w}}=\frac{V_{o} D_{o n} D_{o f f}}{\left(D_{o n}+D_{o f f}\right) L f_{s w}} \tag{2-14}
\end{equation*}
$$

From the equation (2-14), the inductor current ripple increases when the value of $D_{o n}$ increases, and the biggest inductor current ripple is 6 A when the $D_{\text {on }}$ is 0.55 and the maximum output voltage is 49 V .

$$
\frac{V_{\text {oMax }}}{6 \times 50 \times 10^{3} \times\left(\frac{1}{0.35}+\frac{1}{D_{\text {onMax }}}\right)} \leq L_{\text {Min }}
$$

$$
L_{\text {Min }} \geq 35 \mu H
$$

In Buck-Boost mode of operation, the equation of the inductor current ripple is given by [19]

$$
\begin{equation*}
\Delta I_{L}=\frac{V_{o} D_{\text {off }}}{L f_{s w}} \tag{2-15}
\end{equation*}
$$

In equation (2-15), the inductor current ripple is the max when $V_{o}$ is 49 V with the fixed $D_{\text {off }}$.

$$
\begin{gathered}
\frac{0.35 \times V_{\text {oMax }}}{6 \times 50 \times 10^{3}} \leq L_{\text {Min }} \\
L_{\text {Min }} \geq 57 \mu H
\end{gathered}
$$

The inductor should be suitable for operating in both Boost mode and Buck-Boost mode, therefore, for both Boost and Buck-Boost modes, the inductance $L_{\text {Min }} \geq 57 \mu H$. Due to the availability of parts, a $47 \mu \mathrm{H} 32 \mathrm{~A}$ inductor was employed, yielding a higher inductor current ripple in the Buck-Boost mode, what was found acceptable.

Since the peak inductor current increases with decreasing inductance, the peak inductor current for a $57 \mu \mathrm{H}$ inductor in Buck-Boost mode is around 17.3 $\mathrm{A}\left(I_{L \max }=I_{o} / D_{o f f}+1 / 2 \Delta I_{L}\right)$. With the selected inductor $47 \mu H, D_{\text {off }}=0.35, D_{\text {on }}=0.55, f_{s w}=50 \mathrm{kHz}$, and $V_{o}=49 \mathrm{~V}$, the inductor current ripple $\Delta I_{L}$ equals 7.29 A , then the peak inductor current is 17.9 A which is acceptable, though it is a little larger compared to the value getting from the original design specifications.

## 2) Output capacitor selection

This 4-switch bidirectional DC-DC converter is designed to connect a SC to an ideal DC grid through a feeder impedance which is $0.2 \Omega$. To select an appropriate output capacitor for this converter, assuming most of the current harmonics flow through the capacitor, then the capacitor should present at the switching (dominant harmonic) frequency an impedance ( $X_{c}$ ) less of $10 \%$ of the feeder impedance/resistance, that is

$$
\begin{equation*}
X_{c}<10 \% R_{f} \tag{2-16}
\end{equation*}
$$

Therefore

$$
\frac{1}{2 \pi f_{s w} C}<10 \% R_{f}
$$

With $f_{s w}=50 \mathrm{kHz}, R_{f}=0.2 \Omega$,

$$
C>160 \mu F
$$

The ceramic capacitors, which are low ESR capacitors, are good to minimize the output voltage ripple. So, a capacitor bank with ten $4.7 \mu \mathrm{~F}$ ceramic capacitors and four $39 \mu \mathrm{~F}$ hybrid polymer aluminum electrolytic capacitors are used to get the output capacitance as $203 \mu \mathrm{~F}$. Besides, the input capacitor bank has been selected the same as the output capacitor, since the converter is desired to be symmetrical.

### 2.3 Control strategy

### 2.3.1 State-space averaging method to derive the transfer functions of the converter

Assuming that the average value of the SC voltage ( $V_{i n}$ ) is smaller than the average value of the output voltage $\left(V_{o}\right)$, and that the SC injects current into the DC bus, as shown in Figure 2-10.


Figure 2-10 The 4-switch bidirectional converter interfacing a SC to the DC bus

### 2.3.1.1 Derivation of the transfer function of converter operating in Boost mode ( $V_{i n}<V_{o}$ )

The current/power flow corresponding to each state while the converter operates in Boost mode are analyzed.

1) ON state: $t_{o n}=D_{o n} T_{s}$.

When S1-S4 are ON, the voltage across the inductor $\left(v_{L}\right)$ is $v_{i n}$, increasing the inductor current $\left(i_{L}\right)$. The state equations are given below.

$$
\begin{equation*}
\left[L \frac{d I_{L}}{d t}=V_{i n}\right],\left[V_{o}=V_{d c}+I_{o} R_{f}\right],\left[C_{o} \frac{d V_{o}}{d t}=-I_{o}\right] \tag{2-17}
\end{equation*}
$$

2) OFF state: $t_{\text {off }}=D_{\text {off }} T_{s}$

When S1-S3 are ON, the voltage across the inductor is ( $v_{i n}-v_{o}$, with $V_{i n}<V_{o}$ ), decreasing the inductor current. The equations for this state are given below.

$$
\begin{equation*}
\left[L \frac{d I_{L}}{d t}=V_{i n}-V_{o}\right],\left[V_{o}=V_{d c}+I_{o} R_{f}\right],\left[C_{o} \frac{d V_{o}}{d t}=I_{L}-I_{o}\right] \tag{2-18}
\end{equation*}
$$

3) Free-wheeling state: $t_{f w}=D_{f w} T_{s}$

When S2-S4 are ON. The voltage across the inductor is null and the inductor current remains constant. The equations for this state are given below.

$$
\begin{equation*}
\left[L \frac{d I_{L}}{d t}=0\right],\left[V_{o}=V_{d c}+I_{o} R_{f}\right],\left[C_{o} \frac{d V_{o}}{d t}=-I_{o}\right] \tag{2-19}
\end{equation*}
$$

With $D_{o n}+D_{o f f}+D_{f w}=1$, averaging the Boost converter differential equations gives:

$$
\begin{align*}
& L \frac{d I_{L}}{d t}=-D_{o f f} V_{o}+\left(D_{o n}+D_{o f f}\right) V_{i n}  \tag{2-20}\\
& V_{o}=V_{d c}+I_{o} R_{f}  \tag{2-21}\\
& C_{o} \frac{d V_{o}}{d t}=D_{o f f} I_{L}-I_{o} \tag{2-22}
\end{align*}
$$

Considering that $D_{\text {off }}$ is fixed and introducing the small-signal perturbations around a base operating point.

$$
\begin{align*}
& L \frac{d\left(\widetilde{\iota_{L}}+I_{L}\right)}{d t}=-D_{o f f}\left(\widetilde{v_{o}}+V_{o}\right)+\left(\tilde{d}+D_{o n}+D_{o f f}\right)\left(\widetilde{v_{\imath n}}+V_{\text {in }}\right)  \tag{2-23}\\
& C_{o} \frac{d\left(\widetilde{v_{o}}+V_{o}\right)}{d t}=D_{o f f}\left(\widetilde{\imath_{L}}+I_{L}\right)-\left(\widetilde{\imath_{o}}+I_{o}\right)  \tag{2-24}\\
& \widetilde{\imath_{o}}+I_{o}=\frac{\widetilde{v_{o}}+V_{o}-V_{d c}}{R_{f}} \tag{2-25}
\end{align*}
$$

The linearized equivalent model with the above equations can be represented by

$$
\begin{align*}
& \frac{d \widetilde{\iota_{L}}}{d t}=-\frac{D_{o f f}}{L} \widetilde{v_{o}}+\frac{V_{\text {in }}}{L} \tilde{d}+\left(D_{o n}+D_{o f f}\right) \widetilde{v_{i n}}  \tag{2-26}\\
& \frac{d \widetilde{v_{o}}}{d t}=\frac{D_{o f f}}{C_{o}} \widetilde{\iota_{L}}-\frac{\widetilde{v_{o}}}{C_{o} R_{f}}  \tag{2-27}\\
& \widetilde{\iota_{o}}=\frac{\widetilde{v_{o}}}{R_{f}} \tag{2-28}
\end{align*}
$$

Choosing $\widetilde{l_{L}}$ and $\widetilde{v_{o}}$ as the state variables, to show the influence of variations of the duty cycle $\tilde{d}$ on the output current $\widetilde{\iota_{o}}$, the signal $\widetilde{v_{l n}}$ can be seen as a disturbance signal to this system. The state space equations, can be obtained from equations (2-26), (2-27) and (2-28), the state space equations are given by

$$
\begin{align*}
& {\left[\begin{array}{c}
\frac{d \widetilde{\tau_{L}}}{d t} \\
\frac{d \widetilde{v_{o}}}{d t}
\end{array}\right]=\left[\begin{array}{cc}
0 & -\frac{D_{o f f}}{L} \\
\frac{D_{o f f}}{C_{o}} & -\frac{1}{C_{o} R_{f}}
\end{array}\right]\left[\begin{array}{c}
\widetilde{\iota_{L}} \\
\widetilde{v_{o}}
\end{array}\right]+\left[\begin{array}{c}
\frac{V_{\text {in }}}{L} \\
0
\end{array}\right] \tilde{d}}  \tag{2-29}\\
& \widetilde{\iota_{o}}=\left[\begin{array}{ll}
0 & \frac{1}{R_{f}}
\end{array}\right]\left[\begin{array}{l}
\widetilde{l_{L}} \\
\widetilde{v_{o}}
\end{array}\right]+\mathbf{0} \tilde{d} \tag{2-30}
\end{align*}
$$

The state space equations can be represented as below.

$$
\left\{\begin{array}{c}
\frac{d}{d t} \boldsymbol{X}=\boldsymbol{A} \boldsymbol{X}+\boldsymbol{B} d  \tag{2-31}\\
i_{o}=\boldsymbol{C} \boldsymbol{X}+\boldsymbol{D} d
\end{array}\right.
$$

where

$$
\begin{align*}
& \boldsymbol{X}=\left[\begin{array}{c}
\widetilde{\tau}_{L} \\
\widehat{v}_{o}
\end{array}\right]  \tag{2-32}\\
& \boldsymbol{A}=\left[\begin{array}{cc}
0 & -\frac{D_{o f f}}{L} \\
\frac{D_{o f f}}{C_{o}} & -\frac{1}{C_{o} R_{f}}
\end{array}\right]  \tag{2-33}\\
& \boldsymbol{B}=\left[\begin{array}{c}
\frac{V_{i n}}{L} \\
0
\end{array}\right]  \tag{2-34}\\
& \boldsymbol{C}=\left[\begin{array}{ll}
0 & \frac{1}{R_{f}}
\end{array}\right]  \tag{2-35}\\
& \boldsymbol{D}=\mathbf{0} \tag{2-36}
\end{align*}
$$

Using Laplace transform on equation (2-31)

$$
\left\{\begin{array}{l}
s X(s)=\boldsymbol{A} X(s)+\boldsymbol{B} d(s) \\
i_{o}(s)=\boldsymbol{C} X(s)+\boldsymbol{D} d(s) \tag{2-37}
\end{array}\right.
$$

The transfer functions between the state variables and the control variable:

$$
\begin{align*}
& \frac{X(s)}{d(s)}=(s \boldsymbol{I}-\boldsymbol{A})^{-\mathbf{1}} \boldsymbol{B}  \tag{2-38}\\
& \boldsymbol{I}=\left[\begin{array}{ll}
1 & 0 \\
0 & 1
\end{array}\right] \tag{2-39}
\end{align*}
$$

Calculating the transfer function

$$
\begin{aligned}
s \boldsymbol{I}-\boldsymbol{A} & =\left[\begin{array}{ll}
s & 0 \\
0 & s
\end{array}\right]-\left[\begin{array}{cc}
0 & -\frac{D_{o f f}}{L} \\
\frac{D_{o f f}}{C_{o}} & -\frac{1}{C_{o} R_{f}}
\end{array}\right]=\left[\begin{array}{cc}
s & \frac{D_{o f f}}{L} \\
-\frac{D_{o f f}}{C_{o}} & s+\frac{1}{C_{o} R_{f}}
\end{array}\right] \\
(s \boldsymbol{I}-\boldsymbol{A})^{\boldsymbol{- 1}} & =\frac{1}{s\left(s+\frac{1}{C_{o} R_{f}}\right)-\frac{D_{o f f}}{L} \times\left(-\frac{D_{o f f}}{C_{o}}\right)}\left[\begin{array}{cc}
s+\frac{1}{C_{o} R_{f}} & -\frac{D_{o f f}}{L} \\
\frac{D_{o f f}}{C_{o}} & s
\end{array}\right] \\
& =\frac{1}{s^{2}+\frac{1}{C_{o} R_{f}} s+\frac{D_{o f f}^{2}}{L C_{o}}}\left[\begin{array}{cc}
s+\frac{1}{C_{o} R_{f}} & -\frac{D_{o f f}}{L} \\
\frac{D_{o f f}}{C_{o}} & s
\end{array}\right]
\end{aligned}
$$

Therefore,

$$
\begin{aligned}
\frac{X(s)}{d(s)}= & \frac{1}{s^{2}+\frac{1}{C_{o} R_{f}} s+\frac{D_{o f f}^{2}}{L C_{o}}}\left[\begin{array}{cc}
s+\frac{1}{C_{o} R_{f}} & -\frac{D_{o f f}}{L} \\
\frac{D_{o f f}}{C_{o}} & s
\end{array}\right]\left[\begin{array}{c}
\frac{V_{\text {in }}}{L} \\
0
\end{array}\right] \\
& =\frac{1}{s^{2}+\frac{1}{C_{o} R_{f}} s+\frac{D_{o f f}^{2}}{L C_{o}}}\left[\begin{array}{c}
\frac{V_{\text {in }}}{L}\left(s+\frac{1}{C_{o} R_{f}}\right) \\
\frac{V_{\text {in }} D_{o f f}}{C_{o} L}
\end{array}\right]
\end{aligned}
$$

Which leads to

$$
\frac{X(s)}{d(s)}=\left[\begin{array}{c}
\frac{i_{L}(s)}{d(s)}  \tag{2-40}\\
\frac{v_{o}(s)}{d(s)}
\end{array}\right]=\left[\begin{array}{c}
\frac{V_{i n}}{L} \frac{s+\frac{1}{C_{o} R_{f}}}{s^{2}+\frac{1}{C_{o} R_{f}} s+\frac{D_{o f f}^{2}}{L C_{o}}} \\
\frac{V_{i n} D_{o f f}}{C_{o} L} \frac{1}{s^{2}+\frac{1}{C_{o} R_{f}} s+\frac{D_{o f f}^{2}}{L C_{o}}}
\end{array}\right]
$$

The transfer function of the output current $i_{o}$ to the control signal $d$ is

$$
\begin{equation*}
\frac{i_{o}(s)}{d(s)}=\boldsymbol{C} \frac{X(s)}{d(s)}+\boldsymbol{D} \tag{2-41}
\end{equation*}
$$

Which is

$$
\begin{gather*}
\begin{array}{c}
\frac{i_{o}(s)}{d(s)}=\left[\begin{array}{ll}
0 & \frac{1}{R_{f}}
\end{array}\right]\left[\begin{array}{c}
\frac{V_{i n}}{L} \frac{s+\frac{1}{C_{o} R_{f}}}{s^{2}+\frac{1}{C_{o} R_{f}} s+\frac{D_{o f f}^{2}}{L C_{o}}} \\
\frac{V_{i n} D_{o f f}}{C_{o} L} \frac{1}{s^{2}+\frac{1}{C_{o} R_{f}} s+\frac{D_{o f f}^{2}}{L C_{o}}}
\end{array}\right]+0 \\
=\frac{1}{R_{f} C_{o} L} \frac{V_{i n} D_{o f f}}{s^{2}+\frac{1}{C_{o} R_{f}} s+\frac{D_{o f f^{2}}^{2}}{L C_{o}}}
\end{array} .
\end{gather*}
$$

Replacing $\frac{L}{D o f f^{2}}$ as $L_{e q}$ in the equation (2-42), the input-output transfer function is shown below.

$$
\begin{equation*}
\frac{i_{o}(s)}{d(s)}=\frac{V_{i n}}{\left(D_{o f f} R_{f} L_{e q} C_{o}\right)}\left[\frac{1}{s^{2}+\frac{s}{C_{o} R_{f}}+\frac{1}{L_{e q} C_{o}}}\right] \tag{2-43}
\end{equation*}
$$

Where $L e q=\frac{L}{D o f f^{2}}$.

### 2.3.1.2 Derivation of the transfer function of converter operating in Buck-Boost mode

The operation of the 4 -switch bidirectional DC-DC converter in the Buck-Boost mode with tristate logic is similar to the Boost mode. The switches corresponding to $D_{o n}$ state and free-wheeling state $D_{f w}$ are the same ones as in the Boost mode. However, for the $D_{\text {off }}$ state, switches S2 and S3 are turned ON instead of S1 and S3 in Boost mode. Therefore, the equations of the OFF-state change and are given by

$$
\begin{equation*}
\left[\frac{d I_{L}}{d t}=-\frac{V_{o}}{L}\right],\left[V_{o}=V_{d c}+I_{o} R_{f}\right],\left[C_{o} \frac{d V_{o}}{d t}=I_{L}-I_{o}\right] \tag{2-44}
\end{equation*}
$$

With $D_{o n}+D_{o f f}+D_{f w}=1$, averaging the differential equations for the tri-state of Buck-Boost converter gives:

$$
\begin{align*}
& L \frac{d I_{L}}{d t}=-D_{o f f} V_{o}+D_{o n} V_{i n}  \tag{2-45}\\
& C_{o} \frac{d V_{o}}{d t}=D_{o f f} I_{L}-I_{o}  \tag{2-46}\\
& I_{o}=\frac{V_{0}-V_{d c}}{R_{f}} \tag{2-47}
\end{align*}
$$

Considering that $D_{\text {off }}$ is fixed and introducing the small-signal perturbations around a base operating point.

$$
\begin{align*}
& \frac{d\left(\widetilde{\imath_{L}}+I_{L}\right)}{d t}=-D_{o f f}\left(\widetilde{v_{o}}+V_{o}\right)+\left(\tilde{d}+D_{o n}\right)\left(\widetilde{v_{i n}}+V_{i n}\right)  \tag{2-48}\\
& C_{o} \frac{d\left(\widetilde{v_{o}}+V_{o}\right)}{d t}=D_{o f f}\left(\widetilde{\imath_{L}}+I_{L}\right)-\left(\widetilde{\imath_{o}}+I_{o}\right)  \tag{2-49}\\
& \widetilde{\imath_{o}}+I_{o}=\frac{\widetilde{v_{o}}+V_{o}-V_{d c}}{R_{f}} \tag{2-50}
\end{align*}
$$

The linearized equivalent model of the above equations can be represented

$$
\begin{align*}
& \frac{d \widetilde{L}}{d t}=-\frac{D_{o f f}}{L} \widetilde{v_{o}}+\frac{V_{i n}}{L} \tilde{d}+D_{o n} \widetilde{v_{l n}}  \tag{2-51}\\
& \frac{d \widetilde{v_{o}}}{d t}=\frac{D_{o f f}}{C_{o}} \widetilde{\tau_{L}}-\frac{\widetilde{v_{o}}}{C_{o} R_{f}}  \tag{2-52}\\
& \widetilde{\tau_{o}}=\frac{\widetilde{v_{o}}}{R_{f}} \tag{2-53}
\end{align*}
$$

Choosing $\widetilde{\tau_{L}}$ and $\widetilde{v_{o}}$ as the state variables, to show the influence of variations of the duty cycle $\tilde{d}$ on the output current $\widetilde{l_{o}}$, the signal $\widetilde{v_{l n}}$ can be seen as a disturbance to this system. The state space equations can be shown below which are the same as the ones of the Boost mode of operation.

$$
\begin{align*}
& {\left[\begin{array}{c}
\frac{d \tilde{\tau_{L}}}{d t} \\
\frac{d \widetilde{v_{o}}}{d t}
\end{array}\right]=\left[\begin{array}{cc}
0 & -\frac{D_{o f f}}{L} \\
\frac{D_{o f f}}{c_{o}} & -\frac{1}{C_{o} R_{f}}
\end{array}\right]\left[\begin{array}{c}
\widetilde{\tau_{L}} \\
\widetilde{v_{o}}
\end{array}\right]+\left[\begin{array}{c}
\frac{V_{\text {in }}}{L} \\
0
\end{array}\right] \tilde{d}}  \tag{2-54}\\
& \widetilde{\iota_{o}}=\left[\begin{array}{ll}
0 & \left.\frac{1}{R_{f}}\right]
\end{array}\right]\left[\begin{array}{c}
\widetilde{v_{L}} \\
\widetilde{v_{o}}
\end{array}\right]+\mathbf{0} \tilde{d} \tag{2-55}
\end{align*}
$$

Using the same calculation procedure as before, one can get the transfer function between state variables and control signal, also the transfer function between output current and control signal.

$$
\begin{align*}
& \frac{X(s)}{d(s)}=\left[\begin{array}{c}
\frac{i_{L}(s)}{d(s)} \\
\frac{v_{o}(s)}{d(s)}
\end{array}\right]=\left[\begin{array}{c}
\frac{V_{\text {in }}}{L} \frac{s+\frac{1}{C_{o} R_{f}}}{s^{2}+\frac{1}{C_{o} R_{f}} s+\frac{D_{o f f}{ }^{2}}{L C_{o}}} \\
\frac{V_{\text {in } D_{o f f}}^{C_{o} L}}{} \frac{1}{s^{2}+\frac{1}{C_{o} R_{f}} s+\frac{D_{o f f^{2}}}{L C_{o}}}
\end{array}\right]  \tag{2-56}\\
& \frac{i_{o}(s)}{d(s)}=\frac{V_{\text {in }}}{\left(D_{o f f} R_{f} L_{e q} C_{o}\right)}\left[\frac{1}{s^{2}+\frac{s}{R_{f} C_{o}}+\frac{1}{L_{e q} C_{o}}}\right] \tag{2-57}
\end{align*}
$$

Where $L e q=\frac{L}{D o f f^{2}}$.

The transfer function of the output current to the control signal is the same in both Boost and Buck-Boost modes. Therefore, the same controller can control the converter to operate in BuckBoost and Boost modes.

### 2.3.2 Single duty cycle control

With the transfer function of the output current with respect to $d_{o n}$, a single duty cycle control scheme with a proportional integral (PI) controller can be used for this 4-switch bidirectional DCDC converter.


Figure 2-11 Control scheme for the 4-switch bidirectional DC-DC converter
In Figure 2-11, the actual output current $i_{o}$ is compared to the reference average output current $I_{\text {ref. }}$. Then the error is fed into the PI controller which produces the initial control signal. After a limiter, the control signal $d_{o n}$ is between 0.1 and 0.55 , the final modulation signal $d_{o n}$ is provided to the PWM modulation generator which generates the gating signals for the four switches.

### 2.3.3 Design of the PI controller

The bandwidth of the control loop is chosen as $f_{x}=10 \% f_{s w}$ and the phase margin is selected as $60^{\circ}$ to design the controller. The switching frequency $f_{s w}$ of the converter is 50 kHz , so the crossover frequency of the converter becomes:

$$
\omega_{x}=2 \pi f_{s w} 10 \%=31415.9 \mathrm{rad} / \mathrm{s}
$$

Table 2.7 shows the basic parameters of the 4 -switch converter to design the controller.
Table 2. 7 Nominal 4-switch converter parameters

| Parameter | value |
| :--- | :--- |
| Inductor $L$ | $47 \mu \mathrm{H}$ |
| Output capacitor $C_{o}$ | $203 \mu \mathrm{~F}$ |
| Fixed $D_{\text {off }}$ for tri-state operation | 0.35 |
| $R_{f}$ between output capacitor and DC bus | $0.2 \Omega$ |
| Input voltage $V_{\text {in }}$ | 48 V |
| Output voltage $V_{o}$ | 52.8 V |

With the basic parameters, the transfer function of the plant becomes:

$$
\begin{equation*}
G(s)=\frac{i_{o}(s)}{d(s)}=\frac{8.804 \times 10^{9}}{s^{2}+2.463 \times 10^{4} s+1.284 \times 10^{7}} \tag{2-58}
\end{equation*}
$$

At the crossover frequency $\left(s=j \omega_{x}\right)$,

$$
\begin{equation*}
G\left(j \omega_{x}\right)=\frac{i_{o}\left(j \omega_{x}\right)}{d\left(j \omega_{x}\right)}=\frac{88.04}{-9.74+7.73 j} \tag{2-59}
\end{equation*}
$$

The gain and the phase at the crossover frequency are computed:

$$
\left|G\left(j \omega_{x}\right)\right|=7.077, \quad \angle G\left(j \omega_{x}\right)=-141.5382^{\circ}
$$

Figure 2-12 shows the Bode plot of the transfer function of the plant $G(s)$.


Figure 2-12 Bode plot of the plant for the design of current loop
In general, it is ideal to have a high gain at the low frequency range to minimize the steady state error. Around the crossover frequency, maintaining a gain slope of $-20 \mathrm{~dB} / \mathrm{dec}$ can ensure an adequate phase margin, and at the high frequency range, a very small gain can minimize the
influence of the switching harmonics and overall noise. As shown in Figure 2-12, the gain of the plant is constant at low frequency, and the gain slope around the crossover frequency is $-40 \mathrm{~dB} / \mathrm{dec}$, therefore, a type 3 PI controller is selected in this project to increase the gain at lower frequency and achieve the desired $-20 \mathrm{~dB} / \mathrm{dec}$ at the crossover frequency.

The transfer function of the type 3 PI controller is given by:

$$
\begin{equation*}
G c(s)=\frac{K_{P I}}{s \tau} \frac{(1+s \tau)^{2}}{\left(1+s T_{P}\right)^{2}} \tag{2-60}
\end{equation*}
$$

Computing
$\left|G c\left(j \omega_{x}\right)\right|=\frac{1}{\left|G\left(j \omega_{x}\right)\right|} \approx 0.1413, \quad \angle G c\left(j \omega_{x}\right)=60^{\circ}-\left(180^{\circ}+\angle G\left(j \omega_{x}\right)\right) \approx 21.54^{\circ}$
Therefore, the type 3 PI controller should present a phase lead of $21.54^{\circ}$ and a gain of 0.1413 at the crossover frequency.

With the equations

$$
\begin{align*}
& \angle G c\left(j \omega_{x}\right)=-90^{\circ}+\text { boost. } \quad 0^{\circ}<\text { boost }<180^{\circ}  \tag{2-61}\\
& K=\tan \left(\frac{\text { boost }}{4}+45^{\circ}\right) \tag{2-62}
\end{align*}
$$

The "boost" angle is calculated as $111.54^{\circ}$ and $K \approx 3.25$.
The parameters in equation (2-60) can be calculated as follows.

$$
\begin{align*}
\omega_{m}= & \omega_{x}=31415.9 \mathrm{rad} / \mathrm{s}  \tag{2-63}\\
& \frac{1}{\tau}=\frac{\omega_{m}}{K}  \tag{2-64}\\
& \frac{1}{T_{P}}=K \omega_{m}  \tag{2-65}\\
& \left|G c\left(j \omega_{m}\right)\right|=\frac{K_{P I}}{K} \frac{1+K^{2}}{1+\frac{1}{K^{2}}} \tag{2-66}
\end{align*}
$$

After the calculations:

$$
\tau=103.37 \mu \mathrm{~s}, T_{P}=9.8 \mu \mathrm{~s}, \text { and } K_{P I}=0.0435 .
$$

Figure 2-13 illustrates the Bode plot of the transfer function of the plant (Gs) and the loop transfer function (Gs pi) with the designed type 3 PI controller. One can see that at the lower frequency range, the gain of the loop transfer function is increased compared to the transfer function of the plant, and the design specs $\left(\omega_{x}=31415.9 \mathrm{rad} / \mathrm{s}\right.$ and $\left.P M=60^{\circ}\right)$ were accomplished.


Figure 2-13 Bode plot of the plant with a type 3 PI controller for the design of current loop

### 2.4 Conventional dual-state operation

The conventional dual-state scheme contains only the ON and OFF states, and can operate in Boost, Buck-Boost, and Buck modes. Without limit of the voltage gain caused by the fixed $D_{\text {off }}$. In principle, the converter with dual-state can operate in Buck-Boost mode when the input voltage varies in the range between 24 V to 48 V , which is used in this project to compare with the converter working with tri-state logic.

### 2.4.1 Switching scheme for Buck-Boost mode

Considering the current flow path of the 4 -switch bidirectional converter in Figure 2-2 and Figure 2-3, the truth table of switches operating with dual-state in Buck-Boost mode are shown in Table 2.8.

Table 2. 8 Truth table of switches of the converter with dual-state in Buck-Boost modes

| Dual-state Buck-Boost mode |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| State/Switches | S1 | S2 | S3 | S4 |
| $D_{\text {on }}$ | ON | OFF | OFF | ON |
| $D_{\text {off }}$ | OFF | ON | ON | OFF |

The transfer function of the output current $\left(i_{o}\right)$ with respect to the control variable $(d)$ in BuckBoost mode of operation is given by [10]

$$
\begin{equation*}
\frac{i_{o}(s)}{d(s)}=\frac{V_{o}+V_{i n}-S L_{e q} I_{L}\left(1-D_{o n}\right)}{\left(1-D_{o n}\right) R_{f} L_{e q} C_{o}}\left(\frac{1}{S^{2}+\frac{1}{C_{o} R_{f}} S+\frac{1}{L_{e q C_{o}}}}\right) \tag{2-67}
\end{equation*}
$$

where $L_{e q}=\frac{L}{\left(1-D_{o n}\right)^{2}}$.
One can see that there is the RHP zero in equation (2-67), while there is no RHP zero in the transfer function of the converter operating with tri-state as evident from equation (2-57). Therefore, for the converter operating with dual-state logic, cascaded control loops with an inner inductor current control loop and an outer output current control loop can be used to avoid the RHP zero [10].

The scheme of the cascade control loops is shown in Figure 2-14.


Figure 2-14 The scheme of the cascade control loops for dual-state

### 2.4.2 Design controllers for the cascade control loops

For the dual-state Buck-Boost mode of operation, the controller for the inner inductor current control loop will be design first and then the controller for the outer output current control loop will be designed.

Table 2.9 shows the basic system parameters for the dual-state Buck-Boost mode of operation.

Table 2. 9 Basic parameters for design controller of the dual-state Buck-Boost mode of operation

| Parameter | value |
| :--- | :--- |
| Inductor $L$ | $47 \mu \mathrm{H}$ |
| Output capacitor $C_{o}$ | $203 \mu \mathrm{~F}$ |
| Switching frequency $f_{s w}$ | 50 kHz |
| $R_{f}$ between output capacitor and DC bus | $0.2 \Omega$ |
| Input voltage $V_{i n}$ | 24 V |
| $V_{o}$ | 52.8 V |
| $I_{o}$ | 5 A |
| $D_{o n}$ | 0.68 |

For the inner current loop, and the transfer function of the inner plant is: [19]

$$
\begin{equation*}
\frac{i_{L}(s)}{d(s)}=\frac{(1-D) I_{L}+V_{o} C_{o} S+\frac{V_{O}}{R_{f}}}{C_{o} L S^{2}+\frac{L}{R_{f}} S+(1-D)^{2}} \tag{2-68}
\end{equation*}
$$

To design the controller, the crossover frequency $\left(f_{x}\right)$ is selected as $10 \%$ of the switching frequency $\left(f_{s w}\right)$, and the phase margin is set as $60^{\circ}$.

The crossover frequency is:

$$
\omega_{x}=2 \pi f_{s w} 10 \%=31415.9 \mathrm{rad} / \mathrm{s}
$$

The gain and the phase of the plant at the crossover frequency are computed as:

$$
\left|G_{L}\left(j \omega_{x}\right)\right|=36.2621, \quad \angle G_{L}\left(j \omega_{x}\right)=-90.2185^{\circ}
$$

Figure 2-15 shows the Bode plot of the transfer function of the inner plant (sys_inner).


Figure 2-15 Bode plot of the inner plant sys_inner
In Figure 2-15, one can see that the gain at the low frequency range is kept constant, and the slope of the plant at the crossover frequency is $-20 \mathrm{~dB} / \mathrm{dec}$, thus, for this case, a type 2 PI controller is selected.

The transfer function of the type 2 PI controller is given by:

$$
\begin{equation*}
G_{L_{C}}(s)=K_{P I} \frac{1+s \tau}{s \tau} \frac{1}{1+s T_{P}} \tag{2-69}
\end{equation*}
$$

## Computing

$\left|G_{L_{C}}\left(j \omega_{x}\right)\right|=\frac{1}{\left|G_{L}\left(j \omega_{x}\right)\right|}=0.027, \quad \angle G_{L_{C}}\left(j \omega_{x}\right)=60^{\circ}-\left(180^{\circ}+\angle G_{L}\left(j \omega_{x}\right)\right)=-29.78^{\circ}$
With the equations

$$
\begin{align*}
& \angle G_{L_{C}}\left(j \omega_{x}\right)=-90^{\circ}+\text { boost. } 0^{\circ}<\text { boost }<90^{\circ}  \tag{2-70}\\
& K=\tan \left(\frac{\text { boost }}{2}+45^{\circ}\right) \tag{2-71}
\end{align*}
$$

The "boost" angle is calculated as $60.21^{\circ}$ and $K \approx 3.76$.

$$
\begin{align*}
\omega_{m}=\omega_{x} & =31415.9 \mathrm{rad} / \mathrm{s}  \tag{2-72}\\
\omega_{m} & =K \frac{1}{\tau} \tag{2-73}
\end{align*}
$$

$$
\begin{equation*}
\frac{1}{T_{P}}=K \omega_{m} \tag{2-74}
\end{equation*}
$$

After calculation:

$$
\tau=119.71 \mu \mathrm{~s}, T_{P}=8.46 \mu \mathrm{~s}, K_{P I}=0.0276
$$

Figure 2-16 shows the Bode plot of the transfer function of the inner plant (sys_inner) and the loop transfer function (LTF), with the designed PI controller. One can see that, with the designed type 2 PI controller, the design specs $\left(\omega_{x}=31415.9 \mathrm{rad} / \mathrm{s}\right.$ and $\left.P M=60^{\circ}\right)$ were accomplished.


Figure 2-16 Bode plot of the plant sys_inner and LTF

For the outer loop, the transfer function for the outer loop for controlling the injected current is given by,

$$
\begin{equation*}
\frac{i_{o}}{i_{L}}=\frac{1-D_{o n}}{1+s R_{f} C_{o}} \tag{2-75}
\end{equation*}
$$

The outer control loop should be slower than the inner control loop, the crossover frequency of the outer control loop is chosen as $10 \%$ of the crossover frequency of the inner current loop, which is $\omega_{o}=\omega_{x} 10 \%=3141.59 \mathrm{rad} / \mathrm{s}$, and the phase margin is chosen as $85^{\circ}$. Recall that in this case, the inner inductor current loop with unity feedback can be replaced by a unity gain.

The gain and the phase of the outer plant at the crossover frequency $\omega_{o}$ are computed as:

$$
\left|G_{o}\left(j \omega_{o}\right)\right|=0.3174, \quad \angle G_{o}\left(j \omega_{o}\right)=-7.2687^{\circ}
$$

Figure 2-17 shows the Bode plot of the transfer function of the outer plant (sys_outer).


Figure 2-17 Bode plot of the outer plant sys_outer

Figure 2-17 shows that the gain at the low frequency range is constant and the slop of the plant at the crossover frequency is 0 , therefore, a type 2 PI controller is designed to achieve the desired slope of $-20 \mathrm{~dB} / \mathrm{dec}$ there.

Using the same calculation procedure, the type 2 PI controller is designed the outer loop and the parameters are:

$$
\tau=311.17 \mu \mathrm{~s}, T_{P}=305.95 \mu \mathrm{~s}, K_{P I}=3.1503 .
$$

The Bode plot of the transfer function of the outer plant (sys_outer), and with the designed type 2 PI controller, the loop transfer function (LTF) are shown in Figure 2-18. With the designed PI controller, one can see that, the design specs ( $\omega_{o}=3141.59 \mathrm{rad} / \mathrm{s}$ and $P M=85^{\circ}$ ) were accomplished.


Figure 2-18 Bode plot of the plant sys_outer and LTF

### 2.5 Simulation scheme

The performance of the tri-state logic applied to the 4 -switch bidirectional DC-DC converter is verified with simulation using PSIM in both Boost and Buck-Boost modes of operation. For a rated 48 V DC bus, and the input voltage is in the range between 24 V and 48 V . Because of the limited voltage gains in the Buck-Boost and Boost modes with tri-state modulation, the converter must operate in two modes, to regulate the output current.

### 2.5.1 Space vector modulation scheme

The 4-switch bidirectional DC-DC converter can operate with tri-state in Boost mode or BuckBoost mode. Depending on the value of the input voltage and the two possible sequences of states which were discussed previously, sequence \#1 $D_{o n}-D_{o f f}-D_{f w}$ is selected for positive output current and sequence $\# 2 D_{o n}-D_{f w}-D_{o f f}$ for negative output current, the mode of operation can be divided into four modes, Mode 11 for Boost sequence \#1, Mode 12 for Boost sequence \#2, Mode 13 for Buck-Boost sequence \#1 and Mode 14 for Buck-Boost sequence \#2. Figure 2-19 shows how the mode of operation, Boost or Buck-Boost is determined by the input voltage ( $V_{i n}$ ) using a set-reset flip-flop and two comparators considering a hysteresis band between $35 \mathrm{~V}\left(V B O_{\max }\right)$ and 32.5 V $\left(V B B_{\text {min }}\right)$, which are common to the input voltage ranges of both Buck-Boost and Boost modes of
operation. The "4-input Multiplexer with two control inputs" sends the "mode of operation" (11, 12,13 or 14) according to the control inputs 0 or 1 which are achieved from the values for signals BorBB $($ Boost $=0$ and Buck-Boost $=1)$ as well as for Seq \#1or \#2, $\left(I_{\text {ref }}>0(0)\right.$ and $\left.I_{r e f}<0(1)\right)$.

## Mode of operation



Figure 2-19 Mode of operation

As two switches are ON at any given moment, there are four possible "states of operation." These can be defined, \#1 is for S 1 and $\mathrm{S} 4 \mathrm{ON}, \# 2$ is for S 2 and $\mathrm{S} 4 \mathrm{ON}, \# 3$ is for S 1 and S 3 ON , \#4 is for S2 and S3 ON. The definition of the states of operation is shown in Table 2.10. Recall that in the tri-state modulation scheme, there are an ON state, an OFF state and a free-wheeling state. The ON state is common to both Buck and Buck-Boost modes. The OFF state for the BuckBoost mode $\left(D_{o f f B B}\right)$ is different from that for the Boost mode $\left(D_{o f f B}\right)$.

Table 2. 10 State of operation

| State of operation \# | Switches ON | Usage |
| :---: | :---: | :--- |
| 1 | S1 and S4 $-\left(\mathrm{S}_{14}\right)$ | ON state for all modes of operation $\left(D_{o n}\right)$ |
| 2 | S2 and S4 $-\left(\mathrm{S}_{24}\right)$ | Free-wheeling state for all modes of operation $\left(D_{f w}\right)$ |
| 3 | S 1 and S3 $-\left(\mathrm{S}_{13}\right)$ | OFF state for the Boost mode of operation $\left(D_{o f f B}\right)$ |
| 4 | S2 and S3 $-\left(\mathrm{S}_{23}\right)$ | OFF state for the Buck-Boost mode of operation $\left(D_{o f f B B}\right)$ |

Therefore, the four "modes of operation" present the "sequences of states" shown in Table 2.11.

Table 2. 11 The sequences of states of the Mode of operation

| Mode of <br> operation | Mode | Sequence of states - <br> Duty cycles | Sequence of states - <br> Switches | Sequence of states - <br> States of operation |
| :---: | :--- | :--- | :--- | :--- |
| 11 | Boost seq \#1 | $D_{o n}-D_{o f f B}-D_{f w}$ | $\mathrm{~S}_{14}-\mathrm{S}_{13}-\mathrm{S}_{24}$ | $1-3-2$ |
| 12 | Boost seq \#2 | $D_{o n}-D_{f w}-D_{o f f B}$ | $\mathrm{~S}_{14}-\mathrm{S}_{24}-\mathrm{S}_{13}$ | $1-2-3$ |
| 13 | Buck-Boost seq \#1 | $D_{o n}-D_{o f f B B}-D_{f w}$ | $\mathrm{~S}_{14}-\mathrm{S}_{23}-\mathrm{S}_{24}$ | $1-4-2$ |
| 14 | Buck-Boost seq \#2 | $D_{o n-}-D_{f w}-D_{o f f B B}$ | $\mathrm{~S}_{14}-\mathrm{S}_{24}-\mathrm{S}_{23}$ | $1-2-4$ |

The four modes of operation have different sequences of states in each period, as shown in Figure 2-20. One can see that the first "state of operation" of a switching period is always $1\left(D_{o n}\right)$ the second can be: 1) $D_{o f f, ~ w h e n ~} i_{o}>0$ and one employs sequence $\# 1$ (signal Seqlor2 $=0$ ). This occurs for "Modes of operation" 11 and 13. Or 2) $D_{f v,}$ when $i_{o}<0$ and one employs sequence \#2 (signal Seq1or $2=1$ ). This occurs for "Modes of operation" 12 and 14 . In every period, the three states of operation look like a three-level signal, and each state of operation lasts $\mathrm{T}_{\text {on }}, \mathrm{T}_{\text {off }}$ and $\mathrm{T}_{\mathrm{fw}}$. The magnitude of each level depends on the "number of the state." The duration of each state is: $\mathrm{T}_{\text {on }}=D_{\text {on }} \mathrm{T}_{\mathrm{s}}$ (the value of the control parameter $D_{\text {on }}$ is variable), $\mathrm{T}_{\text {off }}=D_{\text {off }} \mathrm{T}_{\mathrm{s}}\left(D_{\text {off }}=0.35\right)$ and $\mathrm{T}_{\mathrm{fw}}$ $=\mathrm{T}_{\mathrm{s}}-\mathrm{T}_{\text {on }}-\mathrm{T}_{\text {off }}\left(D_{f w}=1-D_{o n}-D_{\text {off }}\right)$.


Figure 2- 20 Sequences of states of the 4 modes of operation a) 11-Boost seq \#1, b) 12-Boost seq \#2, c) 13-BuckBoost seq \#1, d) 14-Buck-Boost seq \#2

A staircase signal with the three states of operation in tri-state Boost or Buck-Boost modes in every switching period, is shown in Figure 2-21. For the Pulse-Width Modulation (PWM), it employs a clock signal to start the first state in each period and two outer timers to start the internal two states.


Figure 2-21 Staircase signal in one period

The generation scheme of the Pulse-Width Modulation (PWM) is shown in Figure 2-22. It concerns essentially the duration of the three states of the sequence of states. The ramp carrier signal, with a peak value of 1 V , is called ramp-1 and is created by the clock signal as the reset signal of an external resettable integrator. The clock signal is a square wave with a frequency of 50 kHz , and $V_{\text {peak }}$ equaling 1. In the resettable integrator, the rising edge is set with "reset flag" $=$ 0 , the time constant is set as 1 , the lower output limit is 0 and the upper output limit is 1 . The input of the integrator is equal to the switching frequency $(50 \mathrm{kHz})$.

The duration of the first "state of operation" of the "sequence of states" is obtained by comparing the $D_{\text {on }}$ signal, in the inverting terminal/input, with the carrier ramp-1. This corresponds to a signal outcomp1. The duration of the second "state of operation" is obtained by comparing the delayed $7 \mu \mathrm{~s}$ (justified later) of the sum of the $D_{o n}$ signal added to either $D_{o f f}$ or $D_{f w}$, in the inverting terminal, with the carrier (unity ramp). This depends on whether one is realizing a sequence \#1 or \#2, respectively. This corresponds to a signal outcomp2. The choice off adding either $D_{\text {off }}$ or $D_{f w}$, to $D_{\text {on }}$, depends on the control input signal Seq1or 2 of the 2-input multiplexer (MUX), whose possible control inputs are either 0 or 1 . The complete staircase signal pre_seq is obtained by adding signals outcomp1 and outcomp2, which will be used for creating signal Sequence required for obtaining the gating signals of S1 and S3. It should be noted that signal pre_seq concerns only the durations of the states in the sequence of states while signal Sequence also shows the number of the first, second and third state of the sequence of states, as shown in Figure 2-20.


Figure 2-22 Total three states of operation signal pre_seq

The $7 \mu$ s time delay is added considering that the value of $D_{\text {on }}$ is not constant and might change in a switching period. Figure 2-23 illustrates the theory of $7 \mu$ s time delay usage. The switching frequency is 50 kHz , one-period time $\mathrm{T}_{\mathrm{s}}$ is $20 \mu \mathrm{~s}$. Considering that $D_{\text {off }}$ is constant and equal to $0.35, \mathrm{~T}_{\text {off }}$ is $7 \mu \mathrm{~s}$. When the value of the Seq1or 2 is 0 , the MUX sends the value of $D_{\text {off }}$ to add with $D_{o n}$. One should make sure the value of the control signal ( $D_{o n l}+D_{o f f}$ ) that defines the duration of the second state is based on the value of the control signal $D_{\text {on }}$ used in the determination of the duration of the first state (the solid red curve), rather than the value of ( $D_{o n}+D_{o f f}$ ) (the blue dash curve). Therefore, the ( $D_{o n}+D_{o f f}$ ) signal needs to be delayed by $\mathrm{T}_{\text {off }}$. Thus, one should use signal $\left(D_{o n}+D_{o f f}\right)$ delayed by $7 \mu \mathrm{~s}$ (the solid green curve). One should note that the time delay does not affect the PWM results when Seqlor 2 is 1 , since it is $D_{f w}$ to add with $D_{o n}$ that is $\left(1-D_{o f f}\right)$, which is constant for the second state.


Figure 2- 23 Usage of 7 us time delay
Figure 2-24 illustrates the Sequence generation scheme. The actual "sequence of state", variable Sequence, presents the appropriate sequence of "states of operation," including the number and the duration of the state. Using a MUX with four inputs (possible states) with a control input which is signal pre_seq $\left(D_{o n}, D_{o f f}\right.$ or $D_{f w}, D_{f w}$ or $\left.D_{o f f}\right)$, a staircase with values 0,1 and 2 . One can see that the first "state of operation" is always 1 , as shown in Table 8 . The second and third states of operation depend on the "Mode of operation" which can have values $11,12,13$ and 14 . If one subtracts the value of variable "mode" by 11 , one determines the control inputs ( $0,1,2$ and else) of MUX1 and MUX2 with the number of the second and third states ( 2,3 or 4 ) of that "mode" (11, 12,13 or 14).

With the signal Sequence, the gating signals of switches $\mathrm{S} 1\left(G_{S 1}\right)$ and $\mathrm{S} 3\left(G_{S 3}\right)$ can be obtained considering the state of S1 and S3 at each of the four possible "states of operation" (1, 2, 3 and 4), by the subcircuit shown in Figure 2-25. The gating signals for S 2 and S 4 are complementary to S1 and S3, respectively. It is assumed that $G_{S x}=0$ for the switch OFF and $=1$ for the switch ON. S1 is ON during $D_{o n}$ and $D_{o f f B}$ and S 3 is ON during $D_{o f f B}$ and $D_{o f f B B}$. The gating signals subcircuit is implemented with a "MULTIPLEXER (4-input 1-control)", and the possible control inputs are ( 0 , 1, 2 and else.). Since the values of the signal Sequence are 1, 2, 3 and 4, the control inputs of the

MUX are achieved by subtracting " 1 " from the values for the "states of operation" of signal Sequence.

Blocks that gives the NUMBER of the first, second and third states of the sequence for a given MODE. Then, it outputs the appropriate states of each sequence with the correct times: Ton, Toff and Tfw.


Figure 2-24 Sequence generation scheme for gating signals

Gating signals for the 4 switches based on the state of operation:
$\mathrm{S} 14($ Don $)=1, \mathrm{~S} 24($ Dfw $)=2, \mathrm{~S} 13($ DoffB $)=3, \mathrm{~S} 23($ DoffBB $)=4$.


Figure 2-25 Gating signals for the 4 switches

The final space vector modulation scheme is shown below in Figure 2-26.


Figure 2-26 Final space vector modulation scheme

### 2.5.2 Circuit scheme with tri-state logic

The simulation circuit scheme of the 4 -switch bidirectional DC-DC converter and the single current control loop are shown in Figure 2-27. Parameters $D_{\text {off }}=0.35, L=47 \mu \mathrm{H}, C_{i n}=C_{o}=203$ $\mu \mathrm{F}, R_{f}=0.2 \Omega, V_{d c}=48 \mathrm{~V}$ and $f_{s w}=50 \mathrm{kHz}$.


Figure 2-27 Scheme of the converter and current control loop

### 2.5.3 Simulation scheme with tri-state logic in Boost and Buck-Boost modes

To validate the performance of the space vector modulation scheme and the converter operating with tri-state logic, using one type 3 PI controller ( $\tau=103.37 \mu \mathrm{~s}, T_{P}=9.8 \mu \mathrm{~s}$, and $K_{P I}=0.0435$, designed with crossover frequency 5 kHz and phase margin $60^{\circ}$ ) for the output current loop with the single duty cycle control, two cases are tested in Boost mode and Buck-Boost mode, respectively.

For the Boost mode of operation, the input voltage is selected as $24 \mathrm{~V}\left(D_{o n} \approx 0.36\right)$ for case 1 considering the worst case operating in Boost mode when the SC voltage varies from the halfrated voltage to the rated voltage. Figure 2-28 and Figure 2-29 show the performance of the space vector modulation scheme of case 1 .


Figure 2-28 a) PWM, with waveforms of ramp_1 (blue), Don (red), toff_tfw (black), pre_seq and Seq1or2; b) Sequences of the states of operation and gating signals for S1 and S3, c) Inductor current and Mode.
(Case 1: $V_{\text {in }}=24 \mathrm{~V}$, Iref $=5 \mathrm{~A}$ )


Figure 2-29 a) PWM, with waveforms of ramp_1 (blue), Don (red), toff_tfw (black), pre_seq and Seq1or2; b) Sequences of the states of operation and gating signals for S1 and S3, c) Inductor current and Mode.
(Case 1: $V_{\text {in }}=24 V^{\prime} I_{\text {ref }}=-5 \mathrm{~A}$ )

In case 1 , the value of $V_{\text {in }}$ is 24 V , and the reference current is 5 A . The value of variable mode is 11 , Boost - sequence $\# 1$, and the tri-state sequence is $D_{o n}-D_{o f f}-D_{f w}$. One can see that the PWM in Figure 2-28 a), the values of pre_seq are $0,1,2$ in every period, getting from $D_{o n}$ and $t_{o f f} t_{f w}$ compared with the ramp-1 signal, and the signal Sequence in Figure 2-28 b) shows the values 1-3-2 as defined in Table 2.11. With the desired modulation scheme, the waveform of the inductor current is as discussed in Figure 2-8. It increases with $\mathrm{S}_{14} \mathrm{ON}$ during $D_{\text {on }}$ and then decreases during $D_{\text {off }}$ when $\mathrm{S}_{13}$ is ON , injecting the current into the grid, then keeps the same value during $D_{f w}$ until the next cycle. Likewise, for case 2 with a negative output current ( -5 A ), Figure 2-29 shows the space vector modulation scheme of the mode 12, presenting the Sequence and the waveform of the inductor current as discussed before. Therefore, the space vector modulation scheme works as expected for the converter operating in Boost mode.

The waveform of signal $t_{\text {off }} t_{f w}$ used in the PWM generation, presents a ripple for case 1 in Figure 2-28 a) and is constant for case 2 in Figure 2-29 a). That is because in case 1, the value of $t_{o f f} t_{f w}$ equals to $\left(D_{o n}+D_{o f f}\right)$ for 5 A reference, so it changes when the value of $D_{o n}$ changes. Conversely, in case 2 , the value of $t_{o f f} t_{f w}$ equals to $\left(D_{o n}+D_{f w}\right)$ for -5 A reference, which equals to a constant value ( $1-D_{o f f}$ ) with the fixed $D_{o f f}$, despite the values of $D_{o n}$ and $D_{f w}$ change.

Figure 2-30 illustrates the performance of the designed control loop with simulation results of the main currents of case 1 , with 24 V input voltage and 48 V for the DC bus. The 4 -switch bidirectional DC-DC converter operates in Boost mode, to regulate the output current $I_{o}$ at the value of 5 A . In the figure, one can see that the reference current varies in a step-like manner between 5 A and -5 A . The value of average output current is 5 A , and the actual value of the average inductor current is a little less than $14.3 \mathrm{~A}(5 / 0.35 \mathrm{~A})$, about 13.75 A , that is because the ratio of $I_{o} / I_{L}=D_{\text {off }}$ is for the conventional dual-state modulation scheme, while for tri-state with constant $D_{\text {off }}$, the gain is a bit lower because the free-wheeling state takes place with the lowest inductor current magnitude ( $I_{L m i n}$ ) in our application. The error is relatively small and will not be considered in this case. For the ratio $I_{o} / I_{L}$ to be $D_{\text {off }}$, one should create an inductor current waveform that is trapezoidal with equal durations for the free-wheeling state at max and minimum currents. This is left as a suggestion for future work. The step-up and step-down transitions are also for testing the performance of the single current control loop and the stability of the system. The simulation results show that: with $V_{\text {in }}=24 \mathrm{~V}, I_{\text {ref }}=+/-5 \mathrm{~A}$, the output current waveform ( $I_{\text {out_ri_state }}$ ) is regulated and follows the reference quite accurately in steady state. For positive $I_{r e f}$, the converter
works in Mode 11 (Boost sequence \#1) and for negative $I_{\text {ref }}$, the converter works in Mode 12 (Boost sequence \#2), as set in the Mode of operation. For both the step-down and step-up transitions, the output current reaches the set point quickly, after around 0.26 ms and 0.25 ms , with a little overshoot, the output reaches the steady state very quickly.


Figure 2-30 Simulation results of the converter operating tri-state Boost mode (Vin=24 V)
Similarly, to test the Buck-Boost mode of operation, the input voltage is selected as $45 \mathrm{~V}\left(D_{\text {on }}\right.$ $\approx 0.36$ ) for case 2 , coincidentally, with the same value of $D_{o n}$ as in the case 1 for the Boost mode.

Figure 2-31 and Figure 2-32 show the performance of the space vector modulation scheme of case 2. One can see that in Figure 2-31, with 45 V input voltage and 5 A reference current, the mode of operation is 13 , and the tri-state sequence is $D_{o n}-D_{o f f}-D_{f w}$. The PWM in Figure 2-31 a), the values of pre_seq are $0,1,2$ in every period, getting from $D_{o n}$ and $t_{o f f} t_{f w}$ compared with the ramp-1 signal, and the signal Sequence in Figure 2-31 b) the Sequence shows the three-level signal with values 1-4-2 as shown Figure 2-21 and Table 2.11. With the desired modulation scheme, the waveform of the inductor current is as discussed in Figure 2-7 for Buck-Boost mode. Similarly, Figure 2-32 shows the signal Sequence and the waveform of the inductor current for the Boost mode and sequence $\# 2$, mode 14 , where the tri-state sequence is $D_{o n}-D_{f w}-D_{o f f}$. Thus, the space vector modulation scheme works very well for the converter operating in both Boost mode and Buck-Boost mode, with positive and negative output currents, sequences \#1 and \#2. The waveform of signal $t_{o f f} t_{f w}$ presents a ripple in case 1 in Figure 2-31 a) and keeps constant in case 2 in Figure 2-32 a) as discussed in Boost mode.


Figure 2- 31 a) PWM, with waveforms of ramp_1 (blue), Don (red), toff_tfw (black), pre_seq and Seq1or2; b) Sequences of the states of operation and gating signals for S1 and S3, c) Inductor current and Mode.
(Case 2: Vin $=45$ V, Iref $=5 \mathrm{~A}$ )


Figure 2-32 a) PWM, with waveforms of ramp_1 (blue), Don (red), toff_tfw (black), pre_seq and Seq1or2 ; b) Sequences of the states of operation and gating signals for S1 and S3, c) Inductor current and Mode.
(Case 2: Vin $=45$ V, Iref $=-5$ A)

Figure 2-33 shows the simulation results of the output current ( $I_{o u t-t r i s t a t e}$ ), inductor current $I\left(I_{L_{-}}\right.$tri_state $)$and signal mode when the converter operates with tri-state Buck-Boost mode with 45 V input voltage. Like the results of case 1 for Boost mode, the output current follows the reference quite well and it is regulated accurately at the value of 5 A for both positive and negative reference values ( $\pm 5 \mathrm{~A}$ ). For positive $I_{r e f}$, the converter works in Mode 13 (Buck-Boost sequence \#1) and for negative $I_{\text {ref }}$, the converter works in Mode 14 (Buck-Boost sequence \#2). At the step-down and step-up transitions, the output current responds quickly and reaches the steady state very fast. The rise time of the step-up transient response is around 0.17 ms and the rise time of the step-down transient response is around 0.16 ms . The step-down transient response of Buck-Boost mode is a little faster than the one of Boost mode. It is because the value of $V_{o}$ during $D_{\text {off }}$ state equals to $V_{L}$ ( $D_{\text {on }}: V_{L}=V_{i n}$ ) in Buck-Boost mode, while it equals to $\left(V_{i n}-V_{L}\right)$ in Boost mode where during $D_{\text {on }}$ state, $V_{L}=V_{i n}$, the larger $V_{L}$ leads to a larger inductor current and then $I_{o}$. Thus, the Buck-Boost mode would have a little faster transient response.


Figure 2-33 Simulation results of the converter operating tri-state Buck-Boost mode (Vin=45 V)
For these two cases, with the same value of $D_{o n}\left(D_{o n} \approx 0.36\right)$, the 4 -switch bidirectional DC-DC converter can operate well in both Boost and Buck-Boost modes using the same designed type 3 PI controller with the single duty cycle control.

### 2.5.4 Comparison to conventional dual-state operation

A comparison of the transient response for the converter operating with tri-state and conventional dual-state is done for two cases. For the conventional dual-state control, cascaded control loops are used with a type $2 \operatorname{PI}\left(\tau=119.71 \mu \mathrm{~s}, T_{P}=8.46 \mu \mathrm{~s}, K_{P I}=0.0276\right.$, designed with crossover frequency of 5 kHz and phase margin $60^{\circ}$ ) controller for the inner inductor current control. A type $2 \operatorname{PI}\left(\tau=311.17 \mu \mathrm{~s}, T_{P}=305.95 \mu \mathrm{~s}, K_{P I}=3.1503\right.$, was designed with crossover frequency of 1 kHz and phase margin $85^{\circ}$ ) controller for the outer output current control. The simulation results of the converter operating with dual-state control along with those of the tristate control in Boost mode and Buck-Boost mode are shown in Figure 2-34 and Figure 2-35, respectively.

The simulation results show the waveforms of the output current of tri-state ( $I_{\text {out_tri_state }}$ ) in red color, the output current of dual-state ( $I_{\text {out_dual_state }}$ ) in blue color and the reference ( $I_{\text {ref }}$ ) in black color. In Figure 2-34, one can see that for $V_{\text {in }}=24 \mathrm{~V}$ and the tri-state converter operating in Boost mode, both $I_{\text {out_tri_state }}$ and $I_{\text {out_dual_state }}$ track the reference well, and the tri-state shows significant advantage in transient response. $I_{\text {out_tri_state }}$ rises faster by about 0.4 ms than $I_{\text {out_dual_state }}$ for both step-down and step-up transitions with acceptable overshoots. In Figure 2-35, for $V_{i n}=45 \mathrm{~V}$ and the tri-state converter operating in Buck-Boost mode, $I_{\text {out_tri_state }}$ rises faster by about 0.34 ms at the step-up transition, and faster by about 0.24 ms at the step-down transition. Besides, the waveform of $I_{\text {out_ri_state }}$ reaches the steady state earlier than the waveform of $I_{o u t \_d u a l \_s t a t e ~}$.

The converter operating with tri-state logic uses one type 3 PI controller for the single duty cycle control loop while when working with the dual-state logic it uses cascaded control loops with an inner inductor current and outer output current loop for a total of two type 2 PI controllers. Recall that in such a case, the outer loop must be slower than the inner one. As a result, the tristate schemes show faster response.


Figure 2- 34 Simulation results of the converter with tri-state and dual-state for case 1 (Vin $=24 \mathrm{~V}$, Boost mode)


Figure 2- 35 Simulation results of the converter with tri-state and dual-state for case 2 (Vin = 45 V, Buck-Boost mode)

### 2.6 Summary

This Chapter discusses the implementation of the 4 -switch bidirectional DC-DC converter with tri-state logic for interfacing a supercapacitor to a DC grid, operating with fixed $D_{\text {off }}$ in both Boost mode and Buck-Boost mode. The selection of the fixed value of $D_{o f f}$, the intermediate inductor, capacitors, mode of operation and a single current control are presented. The design of the PI controllers for tri-state and conventional dual-state, to regulate the output current at the set value, are presented. The space vector modulation scheme is discussed and presented. Some tests are done to validate the performance of the converter operating with tri-state in Boost or Buck-Boost using the single duty cycle control, and comparisons with the converter operating in dual-state are also discussed. Since the 4-switch bidirectional DC-DC converter will be used to interface a SC to the DC grid, it should be able to operate knowing that in this case, the voltage of the SC varies between half rated to rated. With the limited voltage range for the tri-state Boost and Buck-Boost modes because of the fixed value of $D_{\text {off, }}$, the mode needs to change between Boost and Buck-Boost mode. Thus, a smooth mode transition scheme between the Boost and Buck-Boost modes will be discussed and presented in Chapter 3.

## Chapter 3 Transition between modes of operation

The converter is designed for interfacing the SC to the DC grid, while the voltage of the SC varies between 24 V to 48 V . In the conventional dual-state scheme, operation in the Buck-Boost mode would suffice. However, in the tri-state scheme, the converter needs to change between Boost and Buck-Boost mode because of the limited input voltage range caused by the fixed $D_{\text {off }}$. The effectiveness of the Boost mode of operation or Buck-Boost mode of operation has been verified in the last chapter. In this chapter, a smooth mode transition scheme will be discussed and validated by simulation, and an overvoltage and undervoltage protection logic is included to prevent the input energy storage device from over-charging and over-discharging.

### 3.1 Selection of mode of operation

The issue of the limited input voltage range of the SC for the converter operating with tri-state in Boost and Buck-Boost was presented in section 2.2.3. For $D_{\text {off }}=0.35$, assuming $V_{d c}=48 \mathrm{~V}$, the converter can operate in the Boost mode with the input voltage in the range from 24 V to 36.6 V . Likewise, the converter can operate in the Buck-Boost mode in the range from 31.2 V to 48 V . One can see that the converter cannot operate in only Boost mode or Buck-Boost mode while the SC voltage varies between 24 V and 48 V . Therefore, the converter needs to switch modes between Boost and Buck-Boost modes, within the two switchover points $35 \mathrm{~V}\left(V B O_{\max }\right)$ and $32.5 \mathrm{~V}\left(V B B_{\min }\right)$ which were shown previously in the Figure 2-19 mode of operation.

In principle, one could select an input voltage value, switchover point, between 31.2 and 36.6 V that would define the mode of operation. If the input voltage is lower than this value, the converter operates in the Boost mode. If it is higher, in the Buck-Boost mode. However, noise and variations in the output reference current could lead to frequent changes in the mode of operation which could degrade the performance of the converter. Therefore, a hysteresis-based scheme was employed to prevent this issue, with values equal to 32.5 V and 35 V . The mode transition logic also considers the current positive or negative to decide transition mode at 35 V or 32.5 V , because the charging/discharging of the SC with negative/positive currents leads to the increase/decrease of the SC voltage. 35 V is set as the switchover point from Boost mode to Buck-Boost mode, and 32.5 V is the switchover point from Buck-Boost mode to Boost mode. To illustrate the process of switching of modes, let's assume that the output current is 5 A , and the SC voltage ( $V_{\text {in }}$ ) is relatively
high, the converter operates in Buck-Boost mode sequence \#1 discharging the SC. Then, the input voltage decreases while the converter continues to inject current into the DC grid, when $V_{\text {in }}$ is lower than 32.5 V , due to insufficient voltage gain, the converter will change to operate in Boost mode sequence $\# 1$ to avoid the risk of $D_{\text {on }}$ saturation. For a negative output current of -5 A , assuming that $V_{\text {in }}$ is low, at 24 V , and the converter operates in Boost mode sequence \# 2. Since the SC is being charged, the input voltage will increase. When $V_{i n}$ becomes 35 V , the mode of operation will change to Buck-Boost mode sequence \#2. The Figure 3-1 shows an illustration of the mode of operation considering the mode transition between Boost and Buck-Boost modes.


Figure 3-1 Mode of operation considering the mode transition (a) Vin varies between 24 V to 48 V (b)Output current lo (C) mode of operation

### 3.2 A dynamic transition between modes of operation

The $i_{o}(s) / d(s)$ transfer functions of the 4-switch converter operating with tri-state and constant $D_{\text {off }}$ in the Boost and Buck-Boost are identical, and the same PI controller is used for both modes of operation. However, as the output to input voltage gain $\left(V_{o} / V_{i n}\right)$ of Boost mode is different from the one of Buck-Boost mode with the same value of $D_{\text {on }}$ coming from the PI controller, only changing the mode of operation of the converter when $V_{i n}$ comes to the two switchover points, can lead to undesired variations in the value of the output current. Therefore, a smooth mode transition logic is required.

In Figure 3-1, one sees that at the switchover points, only the mode of operation, that is, Boost or Buck-Boost mode changes. The sequence does not change considering the same direction of $I_{o}$. Thus, the effect of changing sequences is avoided here and the value of $V_{o}\left(V_{o}=I_{o} R_{f}+V_{d c}\right)$ keeps the same at the switchover points for both modes. Therefore, the voltage gain of the Boost mode is the same as the voltage gain of the Buck-Boost mode when the mode changes. One can get the relationship between $D_{o n B}$ and $D_{\text {onBB }}$ shown in equation (3-1) with the constant $D_{\text {off }}$.

$$
\begin{equation*}
\text { Gain }_{\text {switchover_points }}=\frac{D_{o n B}+D_{o f f}}{D_{o f f}}=\frac{D_{o n B B}}{D_{o f f}} \tag{3-1}
\end{equation*}
$$

Therefore, a Mode Transition Block is added to the current control loop as shown in Figure 32. The output of the PI controller (vopi) is treated differently to get different values of $D_{o n}$ for different modes: $D_{\text {onB }}$ is for Boost mode and $D_{\text {onBB }}$ is for Buck-Boost mode, to reduce variations in the value of the output current and keep the voltage gain at the switchover points, this function logic is fulfilled by using "c code" in PSIM, for the verification by simulation.


Figure 3- 2 Current control loop added with a Mode Transition Block

Considering the following case: $V_{\text {in }}$ is "low", and the converter operates in Boost mode, with the SC absorbing the current from the DC grid. With the increasing of $V_{\text {in }}$, the mode of operation changes to Buck-Boost at the switchover point of 35 V . During the Boost mode, the output of the PI controller, vopi, corresponds to the value of $D_{\text {onB }}$. During the transition to Buck-Boost mode, assuming that the error in the absorbed current is zero, the value of vopi remains constant. Thus, $D_{o n B}$ needs to be changed to $D_{\text {onBB. }}$. Based on the equation (3-1), to make sure that the voltage gain does not change, $D_{\text {off }}$ is added to the output of the PI controller vopi, to obtain $D_{\text {onBB }}$. Likewise, when the mode of operation has to change from Buck-Boost to Boost at the value of 32.5 V input voltage, $D_{\text {off }}$ should be subtracted from the output voltage of the PI, to obtain $D_{\text {onB }}$. Figure 3-3 shows the c code for this smooth mode transition logic, and Figure 3-4 shows the flow chart of the smooth mode transition logic.

```
x1: lo x2:Vin x3: VoPI x4:Doff x5:mode
if (x1 < 0&& x5 ==14) // If lo is negative and mode 14,
    {if(35<=x2<=48) // if Vin is larger than 35 V and less than Vinmax 48V,
            y1=x3+x4; // Don= VoPI + Doff.
    else // Else, Don=VoPI.
            y1=x3;}
else
{if (x1 > 0&& x5 ==11) // If lo is positive and mode 11,
    {if(24<=x2<32.5) // if Vin is lower than 32.5 V and higer than Vinmin 24V,
            y1=x3-x4; // Don= VoPI - Doff.
    else // Else, Don=VoPI.
            y1=x3;}
else //Else, Don=VoPI.
    y1=x3;}
```

Figure 3-3 C code for smooth mode transition


Figure 3-4 Flow chart for smooth mode transition

### 3.3 Protection logic for SC voltage

To protect the supercapacitor, one should limit the current the interface injects/draws into/from the DC grid when the SC operates beyond the desired voltage range: 24 V to 48 V . Consider 24 V as the over-discharging limit and 48 V as the over-charging limit. Consider the case when the interface operates with a positive output reference current, and the SC voltage $V_{\text {in }}$ decreases. When $V_{i n}$ is lower than 24 V , the protection logic works to change the reference current to 0 A to prevent the SC from over-discharging. Similarly, when the SC is charging, with a negative output reference current, when $V_{\text {in }}$ is over 48 V , the protection logic prevents the SC from over-charging by changing the reference current to 0 A , as shown in Figure 3-5.


Figure 3-5 Protection of SC from overcharging and over-discharging (a) Vin varies between $24 V$ to 48 V (b) Changes of Iref (Original Iref: in solid blue line; modified Iref: in solid red line)

Figure 3-6 illustrates the schematic diagram of the protection logic. Considering the small oscillation of $V_{\text {in }}$ when keeping the output current at 0 A , the hysteresis is included for the two limit values. The Iref_modulator signal is then compared with the output current $i_{o}$. Finally, the complete output current control scheme can be shown in Figure 3-7.


Figure 3-6 The SC voltage protection logic.


Figure 3-7 Final current control loop with SC voltage protection logic and mode transition block

### 3.4 Simulation results

### 3.4.1 Final simulation scheme

The final simulation scheme is shown in Figure 3-8. It includes the 4-switch DC-DC converter, the current control loop with SC voltage protection logic, the mode transition block and finally,
the space vector modulation scheme that defines the mode of operation and generating gating signals for tri-state Boost and Buck-Boost operation.


Figure 3-8 Final simulation scheme

### 3.4.2 Simulation results with a fixed input voltage

To evaluate the smooth mode transition between modes, the converter first operates with a fixed input voltage ( 33 V ) which is common to both Boost and Buck-Boost modes of operation. The mode of operation is set to change between Mode 13 and Mode 11 for a constant reference output current of 5 A . Then, between Mode 14 and Mode 12 for a constant reference output current of -5 A.

Figure 3-9 shows the simulation results for a reference output current of 5 A , the mode is set to change from Mode 13 to Mode 11 and then back to Mode 13. There one can see that with the smooth mode transition logic, the variations in the injected current due to changes in the mode of operation of the converter are very small, as opposed to the waveform of the output current without the logic which shows significant variations when the mode changes. Similarly, in Figure 3-10, the simulation results for the reference output current at -5 A and the mode is set to change from Mode 14 to Mode 12 and then to Mode 14, shows that the smooth mode transition logic leads to better and improved performance.


Figure 3- 9 Change of mode of operation: Boost to Buck-Boost to Boost for Iref = 5 A and Vin $=33 \mathrm{~V}$. Without a smooth mode transition (blue curve) and with a smooth mode transition (red curve).


Figure 3-10 Change of mode of operation: Buck-Boost to Boost to Buck-Boost for Iref $=-5$ A and Vin $=33$ V. Without a smooth mode transition (blue curve) and with a smooth mode transition (red curve).

### 3.4.3 Simulation results as the input voltage varies

As the input voltage varies in a wide range, ( 24 V to 48 V ), due to the power injected into the DC grid by the SC interface, a test with a 8 mF capacitor as SC is conducted to validate the smooth mode transition logic and the single PI controller and duty cycle adjustment control scheme.

In principle, the converter operating in the Buck-Boost mode should suffice. However, with tristate logic and the constant $D_{\text {off, }}$, the limitation of the value of $D_{\text {on }}$ leads to a narrow input voltage range if the converter only operates in the Buck-Boost mode. Figure 3-11 shows the performance of the converter operating only in the tri-state Buck-Boost mode with constant $D_{\text {off. }}$ There one sees that the converter can no longer track the reference output current, a square wave varying from -5 to 5 A with 17 Hz frequency and 0.5 duty cycle (Figure 3-11 a), when the input voltage falls below a certain value, about 30 V (Figure 3-11 b). This is because of the maximum limit of the value of $D_{o n}$ (Figure 3-11 d).


Figure 3-11 a) Reference (blue) and actual output current (red), b) Input/supercapacitor voltage, c) Mode of operation, d) Don.

Figure 3-12 shows the converter operating in both Boost and Buck-Boost modes with the automatic mode transition. The reference output current $I_{r e f}$ is the same as before. One can see that the actual output current $I_{\text {out }}$ tracks the reference very well and performs very quickly transient response. The rise time of step-down transition is around 0.25 ms and about 0.2 ms for step-up transition (Figure 3-12 a), and both step-down and step-up transitions reach steady state very quickly. The voltage of the supercapacitor varies between 48 V and 24 V as expected for this type of application in Figure 3-12 b). Finally, one can see in Figure 3-12 c) and d), the output of the type 3 PI controller and the signal that is used as $D_{o n}$ to the PWM modulator, depending on the mode of operation of the converter: Boost or Buck-Boost. Figure 3-12 d) illustrates how the smooth
mode transition scheme works: When a transition from Buck-Boost to Boost occurs, $D_{\text {on }}$ is increased by $D_{o f f}$ and when the transition is from Boost to Buck-Boost, $D_{o n}$ is decreased by $D_{\text {off }}$. With the smooth mode transition scheme, the output current presents minor transients seen in the top waveform when a mode transition occurs.




Figure 3-12 a) Reference (blue) and actual output current (red), b) Input/supercapacitor voltage, c) Mode of operation, d) Output voltage of the current PI controller (blue curve) and Don (red curve).

Once the reference output current presents a longer duration for both 5 A and -5 A as shown in Figure 3-13, the voltage of the supercapacitor will decrease below 24 V and increase above 48 V . The latter can actually damage a supercapacitor rated at 48 V . On the other hand, for low input voltages, due to voltage gain constraints even in the Boost mode, the converter will not be able to
keep injecting current into the DC bus. Figure 3-14 shows how the input voltage protection logic works to keep the supercapacitor's voltage within the desired voltage range, from 24 V to 48 V . This is achieved by keeping the output current at 0 A if the reference output current is such that will take the capacitor voltage outside its specified range.


Figure 3-13 a) Reference (blue) and actual output current (red) without the input voltage protection logic b) Input/supercapacitor voltage


Figure 3-14 a) Reference and actual output current with the input voltage protection logic b) Input/supercapacitor voltage

### 3.5 Simulation verification for experiments

An experimental prototype of the bidirectional 4-switch DC-DC converter was also used in another existing set-up and some of its parameters and components had to be modified to be able to be used in both studies. Thus, the value of the input and output capacitors of this work are adjusted to $637 \mu \mathrm{~F}$ as the ones in the set-up. By using bigger capacitors compared to the designed ones, the input and output current ripples will become smaller. Before the experimental implementation, simulation verification of the digital control scheme will be done with models of different peripherals of a DSP F28335 in the SimCoder module [20] in PSIM, which is the same as the one (Texas Instrument DSP "TMS320F28335" [21]) used in the experimental prototype.

### 3.5.1 Design the digital controller using direct digital approach

To design the digital controller, the sampling frequency used for the feedback output current sensor is chosen the same as the switching frequency 50 kHz . For stable operation with the experimental setup, the bandwidth of the converter has to be limited within $1 / 20^{\text {th }}$ of the sampling frequency [19], thus the crossover frequency of the experimental setup is selected as 2 kHz in this project, and the phase margin is set as $60^{\circ}$.

Final parameters in the set-up for experiments are shown in Table 3.1.
Table 3. 1 Parameters in the setup for experiments

| Parameter | value |
| :--- | :--- |
| Inductor $L$ | $47 \mu \mathrm{H}$ |
| Output capacitor $C_{o}$ | $637 \mu \mathrm{~F}$ |
| Fixed $D_{\text {off }}$ for tri-state operation | 0.35 |
| $R_{f}$ between output capacitor and DC bus | $0.2 \Omega$ |
| Input voltage $V_{\text {in }}$ | 48 V |
| Output voltage $V_{o}$ | 52.8 V |
| Sampling frequency $f_{s}$ | 50 kHz |

The transfer function of the plant in s-domain with the above parameters is

$$
\begin{equation*}
G(s)=\frac{i_{o}(s)}{d(s)}=\frac{2.806 \times 10^{9}}{s^{2}+7849 s+4.092 \times 10^{6}} \tag{3-2}
\end{equation*}
$$

Mapping $G(s)$ to the z-domain using a zero-order-hold (ZOH) with a sampling frequency $\left(f_{s}\right)$ 50 kHz , one can get

$$
\begin{equation*}
G(z)=\frac{0.5328 z+0.5057}{z^{2}-1.853 z+0.8547}=0.5328 \frac{z+0.949}{(z-0.9888)(z-0.8644)} \tag{3-3}
\end{equation*}
$$

By using the direct digital approach, the controller is designed in the w-domain first and then transferred to the z-domain. This is achieved by using w-transformation and the reverse relationship given by [18]

$$
\begin{align*}
& z=\frac{1+\frac{T_{s}}{2} w}{1-\frac{T_{s}}{2} w}  \tag{3-4}\\
& w=\frac{2}{T_{s}} \frac{z-1}{z+1} \tag{3-5}
\end{align*}
$$

Where $T_{s}=1 / f_{s}$.
Thus, equations (3-4) and (3-5) can be rewritten as

$$
\begin{aligned}
& z=\frac{1+10^{-5} w}{1-10^{-5} w} \\
& w=10^{5} \frac{z-1}{z+1}
\end{aligned}
$$

The transfer function of the plant in the w-domain is

$$
\begin{align*}
G(w)=G(z)\left(z=\frac{1+\frac{T_{s}}{2} w}{1-\frac{T_{s}}{2} w}\right) & =0.5328 \frac{\frac{1+10^{-5} w}{1-10^{-5} w}+0.949}{\left(\frac{1+10^{-5} w}{1-10^{-5} w}-0.9888\right)\left(\frac{1+10^{-5} w}{1-10^{-5} w}-0.8644\right)} \\
& =-7.3 \times 10^{-3} \frac{\left(w+3.8 \times 10^{6}\right)\left(w-10^{5}\right)}{(w+563)(w+7273)} \tag{3-6}
\end{align*}
$$

The controller is designed to fulfill a crossover frequency $f_{c}$ at 2 kHz and phase margin $60^{\circ}$ in the s-domain.

In the w-domain, the crossover frequency $v_{c}$ is given by

$$
\begin{equation*}
v_{c}=\frac{2}{T_{s}} \tan \left(\frac{w_{c} T_{s}}{2}\right)=12633.88 \mathrm{rad} / \mathrm{s} \tag{3-7}
\end{equation*}
$$

Where

$$
\omega_{c}=2 \pi f_{c}=12566.37 \mathrm{rad} / \mathrm{s}
$$

There is a small change in the crossover frequency $v_{c}$ which is caused by the distortion in the frequency when mapping from the z-domain to the w-domain.

At the crossover frequency $v_{c}$

$$
\left|G\left(j v_{c}\right)\right|=15.2082 \quad \angle G\left(j v_{c}\right)=-154.53^{\circ}
$$

To get $60^{\circ}$ phase margin, the controller should provide

$$
\angle G_{c}\left(j v_{c}\right)=60^{\circ}-\angle G\left(j v_{c}\right)-180^{\circ}=34.53^{\circ}
$$

Therefore, a lead compensator is designed to provide a lead angle $34.53^{\circ}$
Let the lead compensator be presented as

$$
\begin{equation*}
G_{c}(w)=k \frac{w+z}{w+p} \quad(0<z<p) \tag{3-8}
\end{equation*}
$$

Choose the pole and the zero so that

$$
\left\{\begin{array}{l}
\sqrt{p z}=v_{c}  \tag{3-9}\\
\sin 34.53^{\circ}=\frac{\alpha-1}{\alpha+1} \\
\alpha=\frac{p}{z}
\end{array}\right.
$$

After calculation.

$$
\left\{\begin{array}{l}
\alpha=3.6168 \\
p=24026.9692 \\
z=6643.1567
\end{array}\right.
$$

The gain of the open loop at $v_{c}$ should be 1 , that is

$$
\left|G_{c}\left(j v_{c}\right)\right|\left|G\left(j v_{c}\right)\right|=1
$$

$$
k\left|\frac{j v_{c}+6643.1567}{j v_{c}+24026.9692}\right| \times 15.2028=1
$$

The gain of the controller is calculated and equals to 0.125 , and the digital control in the w domain is

$$
\begin{equation*}
G_{c}(w)=0.125 \frac{w+6643.1567}{w+24026.9692} \tag{3-10}
\end{equation*}
$$

Transferring the controller to the z -domain.

$$
\begin{equation*}
G_{c}(z)=G_{c}(w)\left(w=\frac{2}{T_{s}} \frac{z-1}{z+1}\right)=0.1075 \frac{z-0.8754}{z-0.6125} \tag{3-11}
\end{equation*}
$$

Checking the steady state error of one step input $1[\mathrm{n}]$ for the control loop:

$$
\lim _{z \rightarrow 1} \frac{1}{1+G_{c}(z) G(z)}=\lim _{z \rightarrow 1} \frac{1}{1+0.1075 \frac{z-0.8754}{z-0.6125} \times 0.5328 \frac{z+0.949}{(z-0.9888)(z-0.8644)}} \approx 0.04
$$

With the reference 5 A output current, the magnitude is five times of one step input that is $5[\mathrm{n}]$, thus the steady state error of the control loop will be about 0.2 .

To get zero steady-state error for a step input, the open loop $G_{c}(z) G(z)$ should have at least one pole at 1 , since the plant has no poles at 1 , a lag compensator is added to the controller with a pole at 1 , and a zero at 0.9888 to minimize their effect on the transient response and cancel one of the poles of the plant. Therefore, the final digital controller is shown below.

$$
\begin{equation*}
G_{C}(z)=0.1075 \frac{z-0.8754}{z-0.6125} \times \frac{z-0.9888}{z-1} \tag{3-12}
\end{equation*}
$$

### 3.5.2 Simulation scheme for generating the code used in the DSP

In digital control, one can see that in Figure 3-15, an ADC module of the DSP F28335 is used to convert the analog signals into digital signals and then the digital signals are processed by the current control loop. Since the input range of the ADC module is from 0 to +3 V , the actual measured values of input voltage $v_{i n}$, output voltage $v_{o}$, and output current $i_{o}$ need to be "conditioned" with appropriate gains and level shifts to make sure these values are well within the input range of the ADC module. Then, the process is reversed to obtain the actual values of
voltages and currents to be used by the DSP for control purposes. Besides, the output current is negative when drawing power from the grid, thus an offset (level shift) of 1.5 V for the output current is also considered after the gain to make sure all the output current can be sent accurately to the ADC module. This conditioning circuit is on the sensor board, and the details are shown in the Appendix. The hysteresis for the input voltage protection is also realized in the digital domain. Illustrating the hysteresis block for the maximum input voltage as an example, the value of the output NAND logic "a" changes ( 0 or 1 ) when the input voltage reaches the upper limit ( 48.1 V ) or lower limit (47.8 V) depending on the signal is rising or falling. That is when the input voltage equals or is lower than 47.8 V , the value of the "L" terminal is 0 so the value of " $b$ " is 1 , and the value of the " $H$ " terminal is 1 . Thus the output NAND logic " $a$ " is 0 regardless of the former value of "b", with the input voltage rising and exceeding 47.8 V but lower than 48.1 V . The value of "H" terminal keeps at 1 , the value of "L" terminal changes to 1 , with the unit delays, the NAND logic which compares the value of " H " terminal (which is 1 ) and the former value of " $b$ " (which is 1 ) will keep an output value of "a" at 0 . When input voltage equals or is higher than 48.1 V , the value of the " H " terminal is 0 , thus the output NAND logic "a" is 1 regardless of the former value of " $b$ ", the value of the "L" terminal is 1 and the value of "b" will be 0 ; with the input voltage falling and lower than 48.1 V but higher than 47.8 V , the value of " H " terminal changes to 1 , the value of "L" terminal keeps at 1, with the unit delays, the NAND logic which compares the value of " H " terminal (which is 1 ) and the former value of "b" (which is 0 ) will keep an output value of "a" at 1. The value of "a" is used in the protection logic discussed in chapter 3.3.


Figure 3-15 The ADC module and digital current control loop
The gating signals for the four switches are generated by using Enhanced PWM Modules (ePWM) of F28335. One 1-phase PWM block as a reference ePWM and one 1-phase PWM block with phase shift for S1 and S2, and another 1-phase PWM block for S3 and S4. These three ePWM blocks have the same settings: triangular carrier wave starting low, peak-to-peak value " 1 " and 50 kHz sampling frequency. For all the four modes of operation (Mode 11, Mode 12, Mode 13, Mode 14), S3 is only ON during the OFF states, so the input of the 1-phase PWM for S3 is $D_{\text {off }}$, and the gating signal of S4 is the complement of S3. For the input of the 1-phase PWM with phase shift for S1 and S2, it has different input values in Boost and Buck-Boost modes, therefore, with the value of signal BorBB (Boost $=0$ and Buck-Boost $=1$ ) sent to a multiplexer with 2 inputs, the values of $\left(D_{o n}+D_{o f f}\right)$ for Boost mode or $D_{o n}$ for Buck-Boost is sent as an input of the one 1-phase PWM block to generate the gating signals, and the calculation procedure of the values of phase shift for S 1 in the four modes of operation is shown below.

The input and output waveforms of an ePWM generator with the triangular carrier wave in start-low mode are shown in Figure 3-16. In the start-low mode, the ePWM positive output PWMA is low at the beginning of the switching cycle, and it is high when the carrier wave is greater than the value $V_{H}-\left(v_{m}-V_{L}\right)$ [20]. In this project, the positive output PWMA is used for S1 or S3 and the PWMB is used for S 2 or S 4 , the value of $V_{H}$ is set to 1 , and the value of $V_{L}$ is set to 0 .


Figure 3-16 Input and output waveforms of a ePWM generator of F28335 [20].

The phase shift value is in degree, and it is $360^{\circ}$ for one switching cycle. For a negative phase shift, the output will be shifted to the right (lagging) of the switching cycle with respect to the reference ePWM generator output, and with a positive phase shift, the output will be shifted to the left (leading) of the switching cycle [20].

For Mode 11: the Boost mode $D_{o n}-D_{o f f}-D_{f w}$, the input and output waveforms of the ePWM blocks of S1 and S3 are shown in Figure 3-17, without considering the dead time. One can see that gating signal waveform of S 1 needs to lead phase $\alpha$ to synchronize with the gating signal waveform of S3 in every period, since during OFF state, S1 and S3 are both ON.


Figure 3-17 Input and output waveforms of the ePWM blocks of S1 and S3 in Mode 11 (S1 in orange color, S3 in blue color)


Figure 3-18 Triangle carrier wave with the control signals of S1 and S3 in one period (S1 in orange color, S3 in blue color)

The triangular carrier waveform with the control signals of S1 and S3 in one period is shown in Figure 3-18. The value of the leading phase $\alpha$ can be calculated using following equations.

$$
\begin{equation*}
\frac{T_{1}}{T / 2}=\frac{L_{1}}{1}=\frac{D_{o n}}{1} \tag{3-13}
\end{equation*}
$$

$$
\begin{equation*}
\frac{360^{\circ}}{\alpha}=\frac{T}{T_{1}} \tag{3-14}
\end{equation*}
$$

Therefore, for Mode 11, the value of phase shift of the ePWM block for S1 should be:

$$
\alpha=180^{\circ} D_{o n}
$$

Similarly, the values of the phase shift of S1 for the four modes of operation can be calculated and shown in Table 3.2, Since these values are relative phase shifts between S1 and S3, it does not change the phase shift values when adding dead time for the switches.

Table 3. 2 Phase shift of the ePWM block for S1

| Mode of operation | The phase shift for ePWM block for S1 |
| :---: | :---: |
| Mode 11 | $180^{\circ} D_{\text {on }}$ |
| Mode 12 | $-180^{\circ} D_{\text {on }}$ |
| Mode 13 | $180^{\circ}\left(D_{\text {on }}+D_{\text {off }}\right)$ |
| Mode 14 | $-180^{\circ}\left(D_{\text {on }}+D_{o f f}\right)$ |

The mode of operation which is illustrated in Figure 2-19 is also realized in the digital domain, by adding unit delays with 50 kHz sampling frequency. The mode of operation and ePWM blocks for the four switches are presented in Figure 3-19, with the value $0,1,2$, or 3 that one gets from the Mode subtracted 11, sent to a 4-input MUX. The value of the phase shift is forwarded to the 1-phase PWM block with the phase shift for the gating signal of S1 and S2.


Figure 3-19 Mode of operation and ePWM blocks for the four switches

The total digital simulation scheme is shown in Figure 3-20.



Figure 3-20 Digital simulation scheme

### 3.5.3 Simulation results

The digital controller designed with new parameters and the digital simulation scheme are tested in this section. The performance of the converter with tri-state modulation is validated in both Boost ( 24 V ) and Buck-Boost ( 45 V ) modes, shown in Figure 3-21 and 3-22, respectively. One can see that in both modes, the output current can track the reference ( $\pm 5 \mathrm{~A}$ ) very well. The output current responds very quickly and reaches the steady state fast at the step-up and step-down transitions in both Boost and Buck-Boost modes, while it rises a little more rapidly in Buck-Boost mode than in Boost mode where the reason is discussed in analog control.


Figure 3-21 Digital simulation results of the converter with tri-state in Boost mode (Vin = 24 V )


Figure 3-22 Digital simulation results of the converter with tri-state in Buck-Boost mode (Vin $=45 \mathrm{~V}$ )

Simulation results with a constant input voltage 33 V for the smooth mode transition logic are shown in Figure 3-23 and Figure 3-24. There one can see that with a constant input voltage, the smooth mode transition logic has a large impact on reducing variations of the output current during transitions between Boost and Buck-Boost modes, for both positive and negative reference. The results without the smooth mode transition logic present large current variations nearly 9 A when mode changes.


Figure 3-23 Change of mode of operation in digital control: Boost to Buck-Boost to Boost for Iref =5 A and Vin =33 V. Without a smooth mode transition logic (blue curve) and with a smooth mode transition logic (red curve).


Figure 3-24 Change of mode of operation in digital control: Boost to Buck-Boost to Boost for Iref =-5 A and Vin = 33 $V$. Without a smooth mode transition logic (blue curve) and with a smooth mode transition logic (red curve).

Figure 3-25 illustrates the simulation results tested with a 20 mF capacitor in a wide input voltage ( $24 \mathrm{~V}-48 \mathrm{~V}$ ), with the smooth mode transition logic. In the figure, with a positive reference, the converter operates in Buck-Boost mode sequence 1 with 48 V input voltage, and the input voltage decreases when the converter is injecting current into the grid. When the input voltage comes to a transition point of 32.5 V , the mode changes to Boost mode sequence 1 . Then, when the reference changes to a negative, the capacitor is charged, and its voltage increases from 24 V to 48 V . Finally, when it comes to a transition point of 35 V , the mode changes from Boost mode sequence 2 to Buck-Boost mode sequence 2. During the total process, one can see that the output current tracks the reference very well and has tiny current variations when mode changes between Boost and Buck-Boost modes.


Figure 3- 25 The 4-switch converter operating with a wide input voltage in digital control: a) Reference and actual output current, b) Input/supercapacitor voltage, c) Mode of operation

### 3.6 Summary

This Chapter discusses how the smooth mode transition logic works for the 4 -switch bidirectional DC-DC converter operating between Boost and Buck-Boost modes, with the input voltage varying between 24 V and 48 V . The smooth mode transition using c code is shown and the input voltage protection logic, to prevent undervoltage and overvoltage across the supercapacitor, is designed and illustrated. Several cases are run to evaluate the smooth mode transition logic with a constant input voltage of 33 V , with the variable input voltage, and cases with and without the input voltage protection logic are also shown. Simulation verification for the
experimental tests with updated parameters and designed digital controller was presented and verified. The experimental implementation will be presented in Chapter 4.

## Chapter 4 Experimental Implementation

The primary goal of this work is to implement a signal duty cycle control for regulating the output current of a 4-switch bidirectional DC-DC converter with tri-state logic, operating in both Boost and Buck-Boost modes with a wide input voltage range of a supercapacitor, by using the smooth mode transition logic. The experimental setup is illustrated in this chapter, and some different experimental cases are presented and discussed.

### 4.1 Experimental setup

The experimental prototype [22] of the 4-switch bidirectional DC-DC converter is implemented in this work, using a modified board of a Texas Instruments (TI) converter "LM5170EVM-BIDIR Bidirectional Converter Evaluation Module" [23] which was also used for another research. The board consists of four MOSFETS, arranged in two half-bridges, with respective gate driver circuits, a capacitor bank of $637 \mu \mathrm{~F}$ in both input and output, and a $47 \mu \mathrm{H}$ inductor connected between the two half-bridges. The input and output voltages and the output current are sensed by hall-effect based voltage and current sensors on the PCB board of the converter. A signal conditioning circuit is used for converting the sensed current and voltages into voltage values that can be supplied to a DSP F28335 (Texas Instrument DSP "TMS320F28335" ): $0-3 \mathrm{~V}$. Codes for the F28335 are generated in PSIM, from the simulation files, and imported in Code Composer Studio [24]. Experimental results are presented using a ROHDE\&SCHWARZ oscilloscope available in the PEER laboratory, Concordia University.

One can see in Figure 4-1 the block diagram of the experimental setup. The 4-switch bidirectional DC-DC converter is implemented on the PCB board connecting with the DSP and sensors measurement board. In this project, the converter operating with tri-state can interface a supercapacitor to a DC grid, or two energy storage devices. Considering the devices availability in the lab, a DC power supply parallel with a resistor through a diode for charging and discharging is used for emulation of the DC bus. For the supercapacitor, two 16 V 58 F series-connected supercapacitors are used in the verification experiments with varying input voltage. Based on the datasheet, the voltage protection limits are set as 14 V and 26 V , thus the SCs need to be charged higher than 14 V , before it can be connected to the circuit for transient power support. A soft
starting scheme consisting of a switch (S5) in series with a resistor $R_{i n}$ and in parallel with another switch (S6), is added between the input source and the converter. This prevents large in-rush currents from the supercapacitor to the input filter capacitor of the converter. After connecting the storage unit or charged SC to the converter, S5 will be closed first to charge the input capacitor $C_{i n}$, then S 6 is closed to short the resistor $R_{i n}$, to conduct the experimental tests.


Figure 4-1 The block diagram of experimental setup

Figure 4-2 shows the experimental setup, which is assembled in the laboratory. One can see that a DC power supply (A) and a resistor (B) are used to charge supercapacitors (C), the 4 -switch bidirectional DC-DC converter (D) interfaces SCs and a DC power supply (F) parallel with load resistor RL (E) through a diode. The experimental results are presented on the oscilloscope (H). Figure 4-3 presents a snapshot of the 4 -switch bidirectional DC-DC converter board and sensors board and the DSP F28335 board.


Figure 4- 2 The experimental setup.(A) DC power supply for charging SC. (B) Resistor. (C) Supercapacitors. (D) 4switch bidirectional DC-DC converter board, DSP F28335 board and current sensors and conditioning circuit board.
(E) Load resistor. (F) DC power supply. (G) DC power supply for switches and sensors. (H) Oscilloscope.


Figure 4- 3 4-switch bidirectional DC-DC converter board, DSP F28335 board and current sensors and conditioning circuit board.

### 4.2 Experimental results

### 4.2.1 Open loop test

In this project, the bidirectional DC-DC converter can operate in both Boost and Buck-Boost mode. In the tests conducted in the laboratory, a supercapacitor was used in one side and a unidirectional, source only, DC power supply in the other. In order to prevent reverse power flow in the power supply, a diode and a "shunt resistor" are employed along with the power supply. The resistor is calculated so that the current it draws from the power supply is higher than the maximum
current the DC can inject in its bus. In this way, the voltage at that bus is clamped to the voltage set at the DC power supply. Recall from Figure 2-19 and Table 2-11 that there are four modes of operation, with positive or negative output current reference. To check the converter performance, the gating signals of the four switches in the four modes of operation are tested first. The experimental gating signals of the four switches are obtained from the GPIO 2, GPIO 3, GPIO 4, and GPIO 5 of the F28335, with high value 3.3 V for switch ON and low value 0 V for switch OFF. For gating the four MOSFETs, +15 V potential is provided from an onboard power supply to turn the MOSFET "ON" and - 8.5 V potential is provided to turn the MOSFET "OFF" [22].

### 4.2.1.1 The impact of phase shift in the ePWM of S1

The impact of the phase shift in ePWM of S1 is verified, and two tests in Boost mode are shown as examples. The output of the reference ePWM obtained from GPIO 0 of the F28335 and gating signals of S1, S2, and S3 are presented on the oscilloscope, to show the gating signal of S1 leading or lagging phase $\alpha$ with respect to the reference ePWM output based on Table 3.2. With given values: $D_{o n}=0.5, D_{o f f}=0.35$ and $D_{f w}=0.15$, and setting signal $\operatorname{Bor} B B=0$ (Boost mode). The test settings of Seqlor 2 and expected results of phase $\alpha$ shown in Table 4.1.

Table 4. 1 Test setting and expecting results for phase shift impact

|  | Equation of $\alpha$ | Value of $\alpha$ <br> (Degree) | Time duration in one switching <br> cycle respect to $\alpha(\mu \mathrm{s})$ | Mode of operation |
| :--- | :---: | :---: | :---: | :---: |
| Seq1or $2=0$ | $180^{\circ} D_{\text {on }}$ | $90^{\circ}$ | 5 | Mode 11 |
| Seqlor $2=1$ | $-180^{\circ} D_{\text {on }}$ | $-90^{\circ}$ | -5 | Mode 12 |

In Figure 4-4, one can see cursor 1 for gating signal of S 1 (C2 in pink color) leading (move to left) by $5 \mu$ s with respect to cursor 2 for the output of the reference ePWM ( C 1 in blue color). The gating signal of S2 (C3 in light blue color) is a complement to gating signal of S1, and the gating signals of $\mathrm{S} 1, \mathrm{~S} 2$, and S 3 (C4 in green color) present the right sequence $D_{o n}-D_{o f f}-D_{f w}$ in Mode 11 in one switching period $20 \mu \mathrm{~s}$, with 50 kHz switching frequency. Similarly, in Figure 4-5, one can see cursor 1 for the gating signal of S1 lagging (move to the right) by $5 \mu$ s with respect to cursor 2 for the output of the reference ePWM, and the gating signals of S1, S2, and S3 present the right sequence $D_{o n}-D_{f w}-D_{\text {off }}$ in Mode 12 in one switching period. Thus, the equations of phase shift are validated, and work as expected.


Figure 4-4 Output of reference ePWM (C1 in blue color) and gating signals of S1 (C2 in pink color), S2 (C3 in light blue color) and S3 (C4 in green color) in Mode 11


Figure 4-5 Output of reference ePWM(C1 in blue color) and gating signals of S1(C2 in pink color), S2 (C3 in light blue color)and S3(C4 in green color) in Mode 12

### 4.2.1.2 Mode of operation test

The gating signals of the four switches are tested in four modes of operation with constant value/duration of each state.

The duty cycles of the three states are set as : $D_{o n}=0.4, D_{o f f}=0.35, D_{f w}=0.25$.

1) Mode 11

This mode of operation is for Boost mode with sequence $D_{o n}-D_{o f f}-D_{f w}$. The gating signals should be

- S1: ON during both ON and OFF states $\left(D_{\text {on }} \& D_{o f f}\right)$ with a total duty cycle 0.75
- S2 : complement to S1
- S3 : only ON during the OFF state $\left(D_{o f f}\right)$ with a total duty cycle 0.35
- S4 : complement to S3

The converter operates in Boost mode, S 1 is kept ON during ON and OFF state and then turns off during the free-wheeling state $\left(D_{f v}\right)$, so the ON duration of S 1 should be $0.75 \mathrm{~T}_{\mathrm{s}}$.

The experimental results are displayed on the oscilloscope screen. In Figure 4-6, one can see the four gating signals in Mode 11. It shows that the switching frequency is 49.99 kHz , and S 1 is ON with duty cycle 0.7496 as analyzed. S 2 is complement to S 1 and S 4 is complement to S 3 .


Figure 4- 6 Gating signals for the four switches in Mode 11. (C1--- S1, C2 --- S2, C3 --- S3, C4 --- S4)
2) Mode 12

This mode of operation is also for the Boost mode but with sequence $D_{o n}-D_{f w}-D_{o f f}$. The gating signals should be

- S1 : switching with a total duty cycle of 0.75
- S2 : complement to S1
- S3 : only ON during the OFF state $\left(D_{o f f}\right)$ with a total duty cycle of 0.35
- S4 : complement to S3

Figure 4-7 illustrates the gating signals of the four switches in Mode 12, with the free-wheeling state in the middle. The duration time of the ON-state for each switch in every period is the same as in Mode 11, since it is still Boost mode. S2 and S4 are ON during the free-wheeling state, and it is followed with S 1 and S 3 ON during the OFF state.


Figure 4- 7 Gating signals for the four switches in Mode 12. (C1--- S1, C2 --- S2, C3 --- S3, C4 --- S4)
3) Mode 13

This mode of operation is for Buck-Boost mode with sequence $D_{o n}-D_{o f f}-D_{f w}$. The gating signals should be

- S1 : only ON during ON state $\left(D_{o n}\right)$ with duty cycle of 0.4
- S2 : complement to S1
- S3 : only ON during the OFF ( $D_{o f f}$ ) state with a duty cycle of 0.35
- S4 : complement to S3

Figure 4-8 illustrates the gating signals of the four switches in Mode 13, the Buck-Boost mode. In this mode, S 1 is ON with a duty cycle 0.4 as the value of $D_{o n}$, and S 2 is ON during both ON and OFF states ( $D_{\text {on }} \& D_{o f f}$ ). S2 and S3 are ON during OFF state ( $D_{o f f}$ ) after S1 and S4 ON. One can recognize the gating signals are ON as shown in Table 2.11.


Figure 4- 8 Gating signals for the four switches in Mode 13. (C1--- S1, C2 --- S2, C3 --- S3, C4 --- S4)
4) $\quad$ Mode 14

This mode of operation is for Buck-Boost mode with sequence $D_{o n}-D_{f w}-D_{o f f}$. The gating signals should be

- S1: switching with duty cycle 0.4
- S2 : complement to S1
- S3 : only ON during the OFF state $\left(D_{o f f}\right)$
- S4 : complement to S3

Figure 4-9 illustrates the gating signals of the four switches in Mode 14, with the free-wheeling state in the middle, and the four switches are ON or OFF as analyzed in the Buck-Boost mode.


Figure 4-9 Gating signals for the four switches in Mode 14. (C1--- S1, C2 --- S2, C3 --- S3, C4 --- S4)
In all four test cases, the shapes of the gating signals of the four switches are matched with the mode of operation, and the switching frequency and the duty cycle of S1 are shown as analyzed in each mode.

### 4.2.1.3 Boost mode test

A dead time of $0.2 \mu \mathrm{~s}$ is added in the ePWM blocks of the the four switches in the experimental tests, to prevent the complementay switches (S1 and S2, S3 and S4) from being ON at the same time which will short circuit the power source and damage devices. Thus, the duty cycle shown on the oscilloscope will be a little less than the theoretical values.

To test the Boost mode of operation in open loop, only using a DC power supply, replacing the supercapacitor in the input side ( $V_{i n}$ ) and a load resistor, in the output ( $V_{o}$ ). The DC power supply is set to 24 V , and the reference current is set at 5 A . Then, the output voltage should be 50.55 V with $10.11 \Omega$ load, the expected value of $D_{\text {on }}$ based on the equation (2-7) can be calculated, and the value of each state is shown as below

$$
D_{o n}=0.39, D_{o f f}=0.35, D_{f w}=0.26
$$

Figure 4-10 illustrates the experimental results of the Boost mode with positive reference, that is Mode 11. S1 remains ON during $D_{\text {on }}$ and $D_{\text {off }}$ states. In the figure, one can see that the duty cycle of S1 and S3 are a little less than the mathematical values because of the dead time. The value of ouput current is 4.5439 A which is a little less than 5 A , which is caused by the power losses of the circuit. These are not modeled in the derivation of the voltage gain of the converter.


Figure 4-10 Output current and gating signals for open loop test in Boost mode. C1 (blue): output current, C2 (pink): gating signal of S1, C3 (light blue): gating signal of S3

### 4.2.1.4 Buck-Boost mode test

To test the Buck-Boost mode of operation only using a DC power supply and a load resistor, as in the previous test. The DC power source is set to supply 36 V , and the reference current is set at 5 A . Then, the output voltage should be 50.55 V with $10.11 \Omega$ load. The expected value of $D_{\text {on }}$ based on the equation (2-10) can be calculated, and the value of each state is shown as below

$$
D_{o n}=0.49, D_{o f f}=0.35, D_{f w}=0.16
$$

Figure 4-11 illustrates the experimental results of Buck-Boost mode with positive reference, that is Mode 13. With the set values of the three states, one can see that the value of the output current is lower than expected as in the Boost mode. The reason is the power losses of the circuit.


Figure 4-11 Output current and gating signals for open loop test in Buck-Boost mode. C1 (blue): output current, C2 (pink): gating signal of S1, C3 (light blue): gating signal of S3

### 4.2.3 Closed-loop test

The closed-loop operation is also tested with the DC power supply and the resistance load of $10.11 \Omega$. With the values of input voltage of the converter: 24 V for Boost mode and 36 V for Buck-Boost mode, the control loop in the DSP F28335 can calculate the value of $D_{o n}$ based on the output current from current sensor for different reference values. Based on the error, the digital controller provides a modulation signal that is send to the ePWM blocks to generate the gating signals. The reference current is set to change from 5 A to 4 A then back to 5 A , to verify whether the digital controller regulates the output current at the set values and track the reference.

Figure 4-12 illustrates the closed-loop experimental results tested with 24 V input voltage (C1 in blue color), for the converter operating in Boost mode. One can see that the output current (C2 in pink color) is regulated at the reference current 5 A or 4 A , and follows the reference signal changing from 5 A to 4 A and then to 5 A . It presents speedy dynamic responses at the step-down and step-up current transitions. The output current shows small current ripples with the large output capacitors used on the setup. The output voltage (C3 in light blue color) has the same changing tendency as the output current.


Figure 4-12 Experimental results with input voltage 24 V in Boost mode.
C1 (blue): input voltage, C2 (pink): output current, C3 (light blue): output voltage
Figure 4-13 illustrates the experimental results tested with 36 V input voltage ( C 1 in blue color) in Buck-Boost mode. One can see that the output current ( C 2 in pink color) tracks the reference current signal changing from 5 A to 4 A and then to 5 A , presenting fast dynamic responses at the step-down and step-up current transitions. The output current shows small current ripples and the output voltage ( C 3 in light blue color) has the same changing tendency as the output current. With the experimental results of the closed-loop test in both Boost and Buck-Boost modes, the output
current tracks the reference signal very well and presents fast dynamic responses. So the designed digital controller works as expected.


Figure 4-13 Experimental results with input voltage 36 V in Buck-Boost mode. C1 (blue): input voltage, C2 (pink): output current, C3 (light blue): output voltage

### 4.2.4 Mode transition logic test

The mode transition logic is tested with a constant input voltage. The DC power supply is set to supply a constant input voltage at 33 V for the converter, and a $10.11 \Omega$ resistor is connected to the output of the converter. The reference output current is set at 5 A , so the output voltage will be 50.55 V . The value of signal BorBB is set to change between 0 and 1 by using a square wave voltage source with frequency $0.1 \mathrm{~Hz}, 0.5$ duty cycle, DC offset equaling 0 and $V_{\text {peak_peak }}$ equaling 1. In this way, the mode of operation can change between Boost mode (Mode 11) and Buck-Boost mode (Mode 13). The value of the Mode of operation subtracted by 11 is sent to the digital output of F28335, with a high value of " 1 " as Mode 13 , and a low value of " 0 " as Mode 11.

Experimental results without the smooth mode transition logic are shown in Figure 4-14. One can see that the input voltage ( C 1 in blue color) is about 33.197 V , with the mode of operation ( C 4
in green color) changing from Mode 13 to Mode 11 and then back to Mode 13 (variable value of C4: 1-0-1). The output current ( C 2 in pink color) has a mean value of 4.9518 A but presents large current spikes at the mode transitions, and the output voltage ( C 3 in light blue color) also has large voltage variations at the mode transitions. One can see the values of the current variations at the transitions in Figure 4-15 and Figure 4-16. When the mode changes from Buck-Boost mode to Boost mode in Figure 4-15, the output current increases sharply from around 5 A to about 6.9 A , then back to about 5 A after 25 ms . And when the mode changes from Boost mode to Buck-Boost mode in Figure 4-16, the output current decrease sharply from around 5 A to about 2.1 A , then back to about 5 A after 25 ms . Therefore, without the smooth mode transition logic, when the mode changes between Boost and Buck-Boost modes, the output voltage and output current present large voltage/current spikes at the mode transitions, which cause power losses and might damage devices.


Figure 4-14 Experimental results without smooth mode transition logic. C1 (blue): input voltage, C2 (pink): output current, C3 ( light blue): output voltage, C4 (green): from Mode 13(high value) to Mode 11(low value) to Mode 13


Figure 4-15 Output current variation without smooth mode transition logic. C1 (blue): input voltage, C2 (pink): output current, C3 (light blue): output voltage, C4 (green): Mode 13 (high value) and Mode 11 (low value)


Figure 4-16 Output current variation without smooth mode transition logic. C1 (blue): input voltage, C2 (pink): output current, C3 (light blue): output voltage, C4 (green): Mode 13 (high value) and Mode 11 (low value)

After adding the smooth mode transition logic, experimental results are presented in Figure 417, Figure 4-18, and Figure 4-19. In Figure 4-17, one can see that the input voltage (C1 in blue color) is about 33.039 V , with the mode of operation ( C 4 in green color) changing from Mode 13 to Mode 11 and then back to Mode 13 (variable value of C4: 1-0-1). The output current (C2 in pink color) has a mean value of 5.0372 A , with a very tiny current variation at the transition from Mode 13 to Mode 11, and the output voltage (C3 in light blue color) has the same changing tendency. One can see the variation of the output current at the transition from Buck-Boost mode to Boost mode in Figure 4-18. It changes a little, from around 5 A to about 5.4 A , then back to about 5 A very quickly, and when the mode changes from Boost mode to Buck-Boost mode in Figure $4-19$, the output current presents a very tiny current variation that can be neglected. Therefore, the smooth mode transition logic works very well when the mode changes between Boost and Buck-Boost modes, the output current present presents tiny current variations at mode transitions.


Figure 4-17 Experimental results with smooth mode transition logic. C1 (blue): input voltage, C2 (pink): output current, C3 (light blue): output voltage, C4 (green): from Mode 13 (high value) to Mode 11 (low value) to Mode 13


Figure 4-18 Output current variation with smooth mode transition logic. C1 (blue): input voltage, C2 (pink): output current, C3 (light blue): output voltage, C4 (green): Mode 13 (high value) and Mode 11 (low value)


Figure 4-19 Output current variation without smooth mode transition logic. C1 (blue): input voltage, C2 (pink): output current, C3 (light blue): output voltage, C4 (green): Mode 13 (high value) and Mode 11 (low value)

### 4.3 A supercapacitor test

Two 16 V 58 F supercapacitors (SCs) from Maxwell are connected in series to get an equivalent 32 V 29 F capacitance. Based on its datasheet, the limits for the input voltage protection are set as 14 V and 26 V . To test the bidirectional control of the output current with the converter interfacing SC with varying voltage, a DC power supply paralleled with a $5.6 \Omega$ resistor through a diode is used at the output. Before the test, the SCs are charged to 14.5 V . Considering safety charging, and discharging of the SC and also presenting the experimental results with more details, the reference output current is set as $+/-1 \mathrm{~A}$. Thus the voltage of the SC is expected to change between 14 V and 26 V because of the input voltage protection logic. Besides, as the SC voltage changes, the mode of operation of the converter should change between Boost and Buck-Boost modes.

Figure 4-20 presents the experimental results with reference current of -1 A , what should lead to the supercapacitor to charge, increasing its voltage. In the figure, one can see that the output voltage (C2) is set constant, and the output current (C3) changes from 0 A to -1 A and tracks the reference current at -1 A . Thus the SCs are charged and the input voltage ( C 1 ) increases from minimum voltage $(14 \mathrm{~V})$ to maximum $(26 \mathrm{~V})$. The mode $(\mathrm{C} 4)$ changes from Boost mode to BuckBoost as the input voltage increases. The output current ripple changes when the mode of operation changes. When the input voltage reaches the "overvoltage protection" limit of 26 V , the input voltage protection logic works to prevent the input voltage going higher. Thus, the voltage of SC keeps stable at 26 V with an output current equal to 0 A from 120 s on, in the figure.


Figure 4-20 Experimental results of the converter with varying input voltage for -1 A reference current. C1 (blue): input voltage, C2 (pink): output voltage, C3 (light blue): output current, C4 (green): Buck-Boost mode (high value) and Boost mode (low value)

Figure 4-21 presents the experimental results with reference current of 1 A , what should lead to the supercapacitor to discharge, decreasing its voltage. In the figure, one can see that the reference current, and the output current $(\mathrm{C} 3)$ change from 0 A to 1 A and the converter operates in Buck-Boost mode. As the SCs discharge and the input voltage (C1) decreases, the mode of operation (C4) changes from Buck-Boost mode to Boost mode. There is a tiny current variation at the mode transition. When the input voltage decreases to the "undervoltage protection" limit of 14 V , the input voltage protection logic works to prevent the input voltage from going lower, from 80 s on, in the figure.

From Figure 4-20 and Figure 4-21, the output current tracks the reference current $+/-1 \mathrm{~A}$ well, and the voltage protection logic works fine to prevent the SC voltage from going too high or too low. With the smooth mode transition logic, the converter operates in Boost and Buck-Boost modes with small current variations when the mode changes. The output current presents ripples tracking 0 A when the input voltage protection logic works, which could be the future work to improve the experimental performance of the protection logic.


Figure 4-21 Experimental results of the converter with varying input voltage for 1 A reference current. C1 (blue): input voltage, C2 (pink): output voltage, C3 (light blue): output current, C4 (green): Buck-Boost mode (high value) and Boost mode (low value)

### 4.4 Summary

Chapter 4 presents the experimental setup, and several experimental tests are discussed. The impact of the phase shift is presented and validated. The gating signals for the four modes of operation are checked first. Open loop test and closed-loop test for the converter operating in Boost and Buck-Boost modes are presented, showing that the digital controller regulates the output current to track the reference current very well with tri-state logic. With a constant voltage of 33 V input voltage for positive 5 A reference output current, the smooth mode transition logic is tested by changing the mode between Mode 11 and Mode 13. One observes less current variations when the mode changes compared with the experiment results without using the smooth mode transition logic. The experimental results of the converter connecting SCs to a DC source illustrate the capability of bidirectional power flow control of the converter with tri-state logic operating with a wide input voltage range. Lastly, that the input voltage protection logic works fine.

## Chapter 5 Conclusions

### 5.1 Summary

This thesis presented a control scheme for a 4-switch bidirectional DC-DC converter for interfacing a supercapacitor to a 48 V DC bus. In order to eliminate the Right-Half Plane zero from the transfer function relating the output current/voltage to the duty cycle, a tri-state control logic with an inductor current free-wheeling segment/state is employed. This, on the other hand, leads to a multi-variable control problem which can be circumvented with a fixed value for one of the three "states", in this case, $D_{\text {off. }}$. However, this action reduces the voltage range for which the converter can operate in the Boost and Buck-Boost modes. This is a significant drawback in cases such as the one considered in this work, where the input/supercapacitor voltage is expected to vary in a relatively wide range, from rated to half rated. The solution is to identify when the mode of operation needs to be changed and come up with a logic that allows such changes with minimum impact on the output/injected current. This has been achieved in this work along with a suitable modulation scheme and digital control scheme that has been implemented in a DSP. Simulation results are presented and validate the smooth mode transition logic and the space vector modulation scheme. Moreover, a designed digital controller and several different peripherals of a TI-DSP (F28335) are used, and its performance is verified by means of simulation and experimental tests.

In Chapter 2, the implementation of the 4-switch bidirectional DC-DC converter with tri-state logic for interfacing a supercapacitor to a DC grid is presented. Calculations were made for the required intermediate inductor and capacitors for the converter. Since the primary goal of the converter is to control the injected/absorbed current at $+/-5 \mathrm{~A}$ when the converter operates in Boost and Buck-Boost modes, a space vector modulation scheme, and a single duty cycle control scheme with a PI controller are designed to achieve the primary goal. The converter with tri-state logic and fixed $D_{\text {off }}$ presents a simpler control loop design and faster transient response than the conventional dual-state control scheme as demonstrated by means of PSIM simulation.

With the fixed value of $D_{\text {off }}$, the input voltage range becomes narrow, in Chapter 3, a smooth mode transition logic is discussed and presented to solve this issue, so that the converter could change modes between Boost and Buck-Boost modes when the input voltage varies in a wide range, with a tiny current variation, compared to without using the smooth mode transition logic.

An input voltage protection logic is presented to prevent the supercapacitor from over-charging and over-discharging. The performance of the converter connecting a supercapacitor to the DC grid with the smooth mode transition logic and input voltage protection logic is validated and presented with several PSIM simulation tests. A digital controller is designed with parameters in a setup for experiment by using direct digital approach. Preliminary simulations of the final experimental tests are done and presented with the designed digital controller and ePWM blocks of the TI-DSP F28335 in PSIM.

In Chapter 4, the experimental set-up is presented, and some experimental tests are shown and discussed for the smooth mode transition logic. The experimental results are very similar to those in the simulation verification. The results show that the ePWM blocks used for the four switches generate accurate gating signal waveforms based on different modes of operation. With a constant voltage 33 V DC supply, the mode of operation is changed between Mode 11 and Mode 13 for positive 5 A reference output current. It presented much improved results in the experimental tests compared to without using the smooth mode transition logic. Overall, the main goal of this thesis was to regulate the output current at the set value when the bidirectional DC-DC converter interfaces a supercapacitor to a DC bus with tri-state logic, operating in Boost and Buck-Boost mode with a wide input voltage range. The experimental results of the converter connecting a SC to a DC source shows that the main goal is achieved.

### 5.2 Future work

As future work, the following is suggested:

1) In this work, the proposed space vector modulation scheme was not implemented in experimental verification since it involves the hardware CPU bandwidth of the DSP F28335 and managing the interrupt service routine of the various tasks. One of the potential future developments can be to implement the space vector modulation scheme in hardware for experimental verification.
2) A scheme for connecting the 4 -switch converter to a DC bus smoothly. There, the output voltage of the converter is adjusted to the voltage of the DC bus prior to closing a DC breaker/switch so as to avoid high current transients.
3) Include droop based and current limiting control loops for the current injected by the supercapacitor interface into the DC bus, along with other distributed energy resources.

## Bibliography

[1] A. M. Gee, F. V. P. Robinson and R. W. Dunn, "Analysis of Battery Lifetime Extension in a Small-Scale Wind-Energy System Using Supercapacitors," in IEEE Transactions on Energy Conversion, vol. 28, no. 1, pp. 24-33, March 2013, doi: 10.1109/TEC.2012.2228195.
[2] S. Teleke, L. Oehlerking and M. Hong, "Nanogrids with energy storage for future electricity grids," 2014 IEEE PES T\&D Conference and Exposition, 2014, pp. 1-5, doi: 10.1109/TDC.2014.6863235.
[3] B. Wang, M. Zarghami and M. Vaziri, "Energy management and peak-shaving in gridconnected photovoltaic systems integrated with battery storage," 2016 North American Power Symposium (NAPS), 2016, pp. 1-5, doi: 10.1109/NAPS.2016.7747844.
[4] Z. Cabrane, M. Ouassaid and M. Maaroufi, "Management and control of the integration of supercapacitor in photovoltaic energy storage," 2017 International Conference on Green Energy Conversion Systems (GECS), 2017, pp. 1-6, doi: 10.1109/GECS.2017.8066128.
[5] S. K. Kollimalla, M. K.Mishra and N. L. Narasamma, "Design and Analysis of Novel Control Strategy for Battery and Supercapacitor Storage System," in IEEE Transactions on Sustainable Energy, Vol. 5, No. 4, Oct. 2014, pp. 1137-1144.
[6] H. Wang and J. Zhang, "Research on charging/discharging control strategy of battery-super capacitor hybrid energy storage system in photovoltaic system," 2016 IEEE 8th International Power Electronics and Motion Control Conference (IPEMC-ECCE Asia), 2016, pp. 2694-2698, doi: 10.1109/IPEMC.2016.7512723.
[7] U. Manandhar, N. R. Tummuru, S. K. Kollimalla, A. Ukil and G. H. Beng, "Validation of Faster Joint Control Strategy for Battery- and Supercapacitor-Based Energy Storage System," in IEEE Transactions on Industrial Electronics, vol. 65, no. 4, pp. 3286-3295, 2018.
[8] K. Viswanathan, R. Oruganti, and D. Srinivasan, "A Novel Tri-State Boost Converter with Fast Dynamics," in IEEE Transactions on Power Electronics, Vol. 17 No. 5, Sep. 2002, pp. 677-683.
[9] F. Caricchi, F. Crescimbini, F. G. Capponi and L. Solero, "Study of a Bidirectional Buck-Boost Converter Topologies for Application in Electrical Vehicle Motor Drives," in IEEE Applied Power Electronics Conference and Exposition, Feb. 1998, pp. 287-293.
[10] A. Choubey and L. A. C. Lopes. "A Tri-State 4-Switch Bidirectional Converter for Interfacing Supercapacitors to DC Micro-Grids." In 2017 IEEE 8th International Symposium on Power Electronics for Distributed Generation Systems (PEDG), pp. 1-6. IEEE, 2017.
[11] M. He, F. Zhang, J. Xu, P. Yang and T. Yan, "High Efficiency Two-Switch Tri-State BuckBoost Power Factor Correction Converter with Fast Dynamic Response and Low-Inductor Current Ripple," IET Power Electron, 2013, Vol. 6, Iss. 8, pp. 1544-1554.
[12] D. Boroyevich, R. Brasov, I. Cvetkovic, D. Dong, R. Burgos, F. Wang, and F. Lee, "Future electronic power distribution systems: A contemplative view," in Proc. 12th IEEE International Conference on Optimization of Electrical and Electronic Equipment (OPTIM), May 2010, pp. 1369-1380.
[13] Broday, Gabriel R., Gilney Damm, William Pasillas-Lépine, and Luiz A. C. Lopes. 2021. "A Unified Controller for Multi-State Operation of the Bidirectional Buck-Boost DC-DC Converter" Energies 14, no. 23: 7921. https://doi.org/10.3390/en14237921.
[14] Y. Duan and H. Jin, "Digital controller design for switchmode power converters," APEC '99. Fourteenth Annual Applied Power Electronics Conference and Exposition. 1999 Conference Proceedings (Cat. No.99CH36285), 1999, pp. 967-973 vol.2, doi: 10.1109/APEC.1999.750486.
[15]G. Abbas, J. Gu, U. Farooq, A. Raza and M. U. Asad, "Problems in constructing a discretetime controller using frequency response plots in w-plane," 2017 International Symposium on Wireless Systems and Networks (ISWSN), 2017, pp. 1-6, doi: 10.1109/ISWSN.2017.8250012.
[16] K. Viswanathan, R. Oruganti, and D. Srinivasan, "A Dual-Mode Control of Tri-state Boost Converter for Improved Performance," in IEEE Transactions on Power Electronics, Vol. 20 No. 4, Jul. 2005, pp. 790-797.
[17] I. Aharon, A. Kuperman and D. Shmilovitz, "Analysis of Dual-Carrier Modulator for Bidirectional Noninverting Buck-Boost Converter," in IEEE Transactions on Power Electronics, Vol. 30, No. 2, Feb. 2015, pp. 840-848.
[18] Katsuhiko Ogata, "Discrete-Time Control Systems", Pearson Education, 2nd edition, 2002, ISBN: 8178083353, 9788178083353.
[19] Shutoshkumar Choubey, "A tri-state 4-switch bidirectional converter for interfacing supercapacitors to DC nano-grids". Master's thesis, Concordia University.
[20] Powersim Inc, "SimCoder-User-Manual", July 2019. [Online]. Available: https://powersimtech.com/wp-content/uploads/2021/01/SimCoder-User-Manual.pdf, [Accessed 02 September 2021].
[21] Texas Instrument, "TMS320F2833x, TMS320F2823x Digital Signal Controllers (DSCs)",
February 2021. [Online]. Available:
https://www.ti.com/lit/ds/symlink/tms320f28235.pdf?ts=1657331716333, [Accessed 02 September 2021].
[22] Muhammad Ali Akbar, "Shunt Connected Power Conditioner with Energy Storage for a Hydrogen Fuel Cell System Supplying a DC Nanogrid". Master's thesis, Concordia University.
[23] Texas Instrument, "LM5170 48V-12V Bidirectional Converter Evaluation Module," 5 December 2016. [Online]. Available: LM5170EVM-BIDIR Evaluation board | TI.com. [Accessed 13 October 2021].
[24] Powersim Inc, "Auto Code Generation for F2803X Target", August 2017. [Online]. Available:https://psim.powersimtech.com/hubfs/PDF\ Tutorials/Embedded\ Code\ Gen /Tutorial-Auto-Code-Generation-for-F2803x-Target-11.1.pdf. [Accessed 2 June 2021].

## Appendix

An interface power conditioning circuit [22] shown in Figure 1 is used to process the voltage and current sensors' signals to the DSP.

The analog output voltage signals of the voltage sensor and current sensor are very weak with long wires transmission to DSP. The interface power conditioning circuit is used between sensors and DSP to avoid long wires transmission and protect the signals from noise as much as possible and limit the signals in the input range of the DSP F28335 (0-3 V).


Figure 1 The interface power conditioning circuit

The analog output voltage signal of the output current could be positive or negative, it is processed and sent to the conditioning circuit that contains a unity gain voltage op-amp circuit and an offset of 1.5 V provided by a resistor voltage divider.

Figure 2 shows the unity gain circuit for current sensors. The transfer function of this op-amp circuit is:

$$
\begin{equation*}
V_{o}=\left[\frac{Z_{1}+R_{2}}{R_{2}} \frac{Z_{4}}{Z_{4}+R_{3}} V_{2}\right]-\frac{Z_{1}}{R_{2}} V_{1} \tag{1}
\end{equation*}
$$

With $R_{1}=R_{2}=R_{3}=R_{4}$, this equation can be simplified as

$$
\begin{equation*}
V_{o}=V_{2}-V_{1} \tag{2}
\end{equation*}
$$

Where the value of $V_{l}$ is 1.5 V , provided by a resistor voltage divider. In equation (2), $V_{o}$ equals to $V_{\text {in }}$, the gain of the amplifier is unity. This unity amplifier could isolate the input side of the circuit from the output side completely.


Figure 2 Unity gain circuit for current sensor
The unity gain circuit for voltage sensor is similar to the one for current sensor, replacing the 1.5 V with ground. The resistors and capacitors that are being used in unity gain circuit for current sensor are given in the Table 1 and in unity gain circuit for voltage sensor are given in Table 2.

Table 1 Parameters for current sensor measurement and unity gain offset circuitry

| $\mathrm{C} 1(\mathrm{pF})$ | $\mathrm{C} 2(\mathrm{pF})$ | $\mathrm{R} 1(\boldsymbol{\Omega})$ | $\mathrm{R} 2(\boldsymbol{\Omega})$ | $\mathrm{R} 3(\boldsymbol{\Omega})$ | $\mathrm{R} 4(\boldsymbol{\Omega})$ | $\mathrm{Rm}(\boldsymbol{\Omega})$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 820 | 820 | 39 k | 39 k | 39 k | 39 k | 100 |

Table 2 Parameters for voltage sensor measurement and unity gain circuitry

| $\mathrm{C} 1(\mathrm{nF})$ | $\mathrm{C} 2(\mathrm{nF})$ | $\mathrm{R} 1(\Omega)$ | $\mathrm{R} 2(\Omega)$ | $\mathrm{R} 3(\Omega)$ | $\mathrm{R} 4(\Omega)$ | $\mathrm{Rm}(\Omega)$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 2.2 | 2.2 | 22 k | 22 k | 22 k | 22 k | 100 |

