Modeling and design of parallel regeneration techniques for high-speed SOC RLC interconnects