Presents a synthesis methodology for the automated design of single and multi-chip processors implementing neural networks.