Performance analysis and design of area efficient fault-tolerant systolic arrays