Performance analysis of an input access scheme in a high speed packet switch