Optimization of high-speed CMOS circuits with analytical models for signal delay