Architecture and circuit techniques for a 2 GHz advanced high-speed bus SoC interconnect infrastructure