FPGA implementation of congestion control routers in high speed networks