On the design and synthesis of differential clock distribution network