Design for verification of a PCI-X bus model