On the FPGA implementation and performance analysis of a digital carrier synchronizer