On low power floating point data path architectures