Efficient algorithm and architecture for implementation of multiplier circuits in modern EPGAs