An Observable Data Cache Model for FPGA Prototyping