Integrating Abstraction Techniques for Formal Verification of Analog Designs