An approach for the formal verification of DSP designs using Theorem proving