Enhancing the Behavioral Verification of Analog Circuits using Model Order Reduction