Exploiting Bounds Optimization for the Semi-formal Verification of Analog Circuits