A Framework for Estimating Vulnerability of Digital Circuits against Single Event Multiple Transients