Login | Register

Design of low-phase-noise and low-power current-controlled oscillators


Design of low-phase-noise and low-power current-controlled oscillators

Zhao, Junhong (2010) Design of low-phase-noise and low-power current-controlled oscillators. Masters thesis, Concordia University.

[thumbnail of MR67202.pdf]
Text (application/pdf)
MR67202.pdf - Accepted Version


Oscillators are widely employed in many electronic systems for signal generations, conversions, and detections. There are two categories of oscillators, voltage-controlled oscillators (VCOs) and current-controlled oscillators (ICOs). The development of device technology and the sensor systems lead to more and more applications of ICOs. Moreover, many of applications require ICOs to operate under very restricted conditions. The objective of the work presented in this thesis is to design ICO circuits that meet the requirements of wide frequency range, high sensitivity to the control signal, low phase noise, low power dissipation, and small circuit space. To this end, the work of the design starts with a latch-based oscillator that has a simple structure and wide frequency range, but very modest performance of phase accuracy. A method to reduce the phase noise by introducing a Slope-Enhancement-Block (SEB) is proposed. The SEB is used to make the voltage variation at the critical node in the circuit enhanced so that the short-circuits currents are reduced. This method can hence help not only to reduce the phase noise, but also the power dissipation. With this method, two ICO circuits have been designed. By means of Spectre simulations, the performances of the two ICOs have been evaluated. The results show that by introducing the SEB each consisting of two cascaded inverters into the minimum-sized latch-based ICO, the phase noise can be reduced by at lest 5dBc/Hz. Such a simple SEB also helps to reduce significantly the power dissipation, in particular, at the lower part of the frequency range. Compared with the existing oscillators having a similar frequency range, the designed ICOs have a better performance in terms of phase noise and the comparable power dissipation when they are made to operate at the same current level. The phase noise of the first designed ICO circuit, ICO_NA, is -114.7 dBc/Hz at the offset frequency of 1 MHz from the carrier of 916 MHz with the power dissipation of 26.05 mW. The phase noise of the second designed ICO circuit, ICO_NB, is -113.9 dBc/Hz at the offset of 1 MHz from 913 MHz with the power dissipation of 19.64 mW. Moreover, they require much smaller silicon space of only 3933 om 2

Divisions:Concordia University > Gina Cody School of Engineering and Computer Science > Electrical and Computer Engineering
Item Type:Thesis (Masters)
Authors:Zhao, Junhong
Pagination:xiii, 69 leaves : ill. ; 29 cm.
Institution:Concordia University
Degree Name:M.A. Sc.
Program:Electrical and Computer Engineering
Thesis Supervisor(s):Wang, C
Identification Number:LE 3 C66E44M 2010 Z96
ID Code:979303
Deposited By: Concordia University Library
Deposited On:09 Dec 2014 17:56
Last Modified:13 Jul 2020 20:12
Related URLs:
All items in Spectrum are protected by copyright, with all rights reserved. The use of items is governed by Spectrum's terms of access.

Repository Staff Only: item control page

Downloads per month over past year

Research related to the current document (at the CORE website)
- Research related to the current document (at the CORE website)
Back to top Back to top