Login | Register

system-level modeling of programmable packet processing systems


system-level modeling of programmable packet processing systems

Aftab, Umair (2016) system-level modeling of programmable packet processing systems. Masters thesis, Concordia University.

[thumbnail of Umair Thesis - Final submission.pdf]
Text (application/pdf)
Umair Thesis - Final submission.pdf - Accepted Version
Available under License Spectrum Terms of Access.


Computer networks are experiencing explosive growth which is reinforced by the recent
exhaustion of the global IPv4 addresses space in 2011 and the tenfold increase in users from 1999
to 2013. The advent of cloud, mobile and IoT is only going to accelerate this growth. This accedes
the need for flexible and scalable networks that process packets faster. Programmable packet
processing systems have emerged as a solution which aim to find balance between flexibility of
supporting different processing functions while maintaining a high processing capability.
Designing architectures that support such paradigms is fairly complicated as decisions need to be
made for evaluating trade-offs between flexibility and efficiency. Questions like what
programmatic interfaces, services, applications and protocols are required need to be answered
before synthesis of actual hardware. To evaluate such requirements modelling techniques are
required to evaluate architecture decisions accurately early enough in the design phase.
In this thesis, we propose a flexible system level modelling methodology for early
validation, design and analysis of packet processing applications for programmable forwarding
plane architectures. The hardware and software architecture is described in a high level language
which can be used to describe forwarding planes from many core network processors to
reconfigurable processing pipelines. Device architects can use this for design space exploration,
prototyping and validation; where application developers can start pre-silicon application design,
development and debugging to evaluate different hardware and software decisions in an industry
with ever shrinking market windows.

Divisions:Concordia University > Gina Cody School of Engineering and Computer Science > Electrical and Computer Engineering
Item Type:Thesis (Masters)
Authors:Aftab, Umair
Institution:Concordia University
Degree Name:M. Sc.
Program:Electrical and Computer Engineering
Date:22 August 2016
Thesis Supervisor(s):Abdi, Samar
Keywords:PFPSIM, SDN, P4, Dataplane, Packet Processing
ID Code:981519
Deposited By: UMAIR AFTAB
Deposited On:08 Nov 2016 14:46
Last Modified:18 Jan 2018 17:53
Related URLs:
All items in Spectrum are protected by copyright, with all rights reserved. The use of items is governed by Spectrum's terms of access.

Repository Staff Only: item control page

Downloads per month over past year

Research related to the current document (at the CORE website)
- Research related to the current document (at the CORE website)
Back to top Back to top