Login | Register

A Framework for Estimating Vulnerability of Digital Circuits against Single Event Multiple Transients

Title:

A Framework for Estimating Vulnerability of Digital Circuits against Single Event Multiple Transients

Bansal, Vivek (2022) A Framework for Estimating Vulnerability of Digital Circuits against Single Event Multiple Transients. Masters thesis, Concordia University.

[thumbnail of Bansal_MASc_F2022.pdf]
Text (application/pdf)
Bansal_MASc_F2022.pdf - Accepted Version
Restricted to Repository staff only until 30 April 2024.
Available under License Spectrum Terms of Access.
2MB

Abstract

Recent deep-submicron-technology-based integrated circuits (ICs) are substantially more susceptible to transient faults. Thus, the soft errors that occurred due to transient faults are more important than they have ever been. As a result, it is critical to identify any functional inconsistencies and component failures as early in the design process as possible in order to avoid potentially threatening events. Early stage analysis of the integrated circuits enables designers to build fault tolerant systems by applying some fault-mitigation techniques. Existing methodologies for investigating single event transients (SETs) or single event multiple transients (SEMTs) faults often lack the ability to perform system analysis due to the state-explosion (such as simulation-based testing) or due to the ignoring of post-layout information (such as netlist-based analysis).

In this thesis work, we develop a methodology to model and analyze the effect of transient faults at higher-level of abstraction. In the proposed methodology, we include the effect of SEMT on the integrated circuit (IC) device by considering its post-layout information. It also includes checking SEMT propagation throughout the circuit and the effect of all three masking factors (e.g. logical masking, electrical masking, and latching-window effect). The methodology also provides insights into design vulnerabilities and critical areas of the IC layout. It is further extended to estimate the vulnerabilities of registers in openMSP430 core while running a specific application.

Divisions:Concordia University > Gina Cody School of Engineering and Computer Science > Electrical and Computer Engineering
Item Type:Thesis (Masters)
Authors:Bansal, Vivek
Institution:Concordia University
Degree Name:M.A. Sc.
Program:Electrical and Computer Engineering
Date:August 2022
Thesis Supervisor(s):Ait Mohamed, Otmane
Keywords:Single Event Transients, META, Satisfiability Modulo Theory, Radiation Faults, Soft Error Rate
ID Code:990744
Deposited By: VIVEK BANSAL
Deposited On:27 Oct 2022 14:21
Last Modified:27 Oct 2022 14:21
All items in Spectrum are protected by copyright, with all rights reserved. The use of items is governed by Spectrum's terms of access.

Repository Staff Only: item control page

Downloads per month over past year

Research related to the current document (at the CORE website)
- Research related to the current document (at the CORE website)
Back to top Back to top