Login | Register

Formal Reliability Analysis Using Theorem Proving


Formal Reliability Analysis Using Theorem Proving

Hasan, Osman, Tahar, Sofiène and Abbasi, Naeem (2010) Formal Reliability Analysis Using Theorem Proving. IEEE Transactions on Computers, 59 (5). pp. 579-592. ISSN 0018-9340

[thumbnail of formal_reliability_analysis_using_theorem_proving.pdf]
Text (application/pdf)
formal_reliability_analysis_using_theorem_proving.pdf - Accepted Version

Official URL: http://dx.doi.org/10.1109/TC.2009.165


Reliability analysis has become a tool of fundamental importance to virtually all electrical and computer engineers because of the extensive usage of hardware systems in safety and mission critical domains, such as medicine, military, and transportation. Due to the strong relationship between reliability theory and probabilistic notions, computer simulation techniques have been traditionally used to perform reliability analysis. However, simulation provides less accurate results and cannot handle large-scale systems due to its enormous CPU time requirements. To ensure accurate and complete reliability analysis and thus more reliable hardware designs, we propose to conduct a formal reliability analysis of systems within the sound core of a higher order logic theorem prover (HOL). In this paper, we present the higher order logic formalization of some fundamental reliability theory concepts, which can be built upon to precisely analyze the reliability of various engineering systems. The proposed approach and formalization is then utilized to analyze the repairability conditions for a reconfigurable memory array in the presence of stuck-at and coupling faults.

Divisions:Concordia University > Gina Cody School of Engineering and Computer Science > Electrical and Computer Engineering
Item Type:Article
Authors:Hasan, Osman and Tahar, Sofiène and Abbasi, Naeem
Journal or Publication:IEEE Transactions on Computers
Digital Object Identifier (DOI):10.1109/TC.2009.165
Keywords:formal reliability analysis - hardware systems - reliability theory - computer simulation techniques - CPU time requirements - higher order logic theorem prover - reconfigurable memory array - coupling faults
ID Code:974498
Deposited On:31 Jul 2012 19:58
Last Modified:18 Jan 2018 17:38
All items in Spectrum are protected by copyright, with all rights reserved. The use of items is governed by Spectrum's terms of access.

Repository Staff Only: item control page

Downloads per month over past year

Research related to the current document (at the CORE website)
- Research related to the current document (at the CORE website)
Back to top Back to top