Login | Register

Modeling and design of parallel regeneration techniques for high-speed SOC RLC interconnects

Title:

Modeling and design of parallel regeneration techniques for high-speed SOC RLC interconnects

Lammoshi, Tawfeeq (2003) Modeling and design of parallel regeneration techniques for high-speed SOC RLC interconnects. Masters thesis, Concordia University.

[thumbnail of MQ77972.pdf]
Preview
Text (application/pdf)
MQ77972.pdf
2MB

Abstract

On-Chip inductance has become of significance in the design of high-speed interconnects. Repeaters are now widely used to enhance the performance of long On-Chip interconnects in CMOS SOC/VLSI. These repeaters are inserted in the interconnect according to a criterion. One example of criterion is to insert the repeaters so as to keep the signal driving capability uniform along the interconnect. While the size of the repeaters is kept constant, the length of the interconnect segments is increased when we move towards the interconnect end. This technique is called VSRT (Variable-Segment Regeneration Technique). Moreover, in order to calculate optimal design parameters, while saving a large numbers of electrical simulations, two models of the repeater are compared in this thesis: a transistor-based model and, a parallel-resistance RC-based model for which an analytical model was developed. The technology used in our experimentation is a 0.5 om (Taiwan Semiconductor Manufacturing Company) TSMC technology, and the simulation was performed using HSPICE. The simulation results showed that our parallel-resistance RC-based VSRT gives accurate results. A software package was extracted from the analytical model to advice the designer on how to optimally set design parameters.

Divisions:Concordia University > Gina Cody School of Engineering and Computer Science > Electrical and Computer Engineering
Item Type:Thesis (Masters)
Authors:Lammoshi, Tawfeeq
Pagination:ix, 73 leaves : ill. ; 29 cm.
Institution:Concordia University
Degree Name:M.A. Sc.
Program:Electrical and Computer Engineering
Date:2003
Thesis Supervisor(s):Nekili, Mohamed
Identification Number:TK 7874.53 L36 2003
ID Code:2133
Deposited By: Concordia University Library
Deposited On:27 Aug 2009 17:25
Last Modified:13 Jul 2020 19:51
Related URLs:
All items in Spectrum are protected by copyright, with all rights reserved. The use of items is governed by Spectrum's terms of access.

Repository Staff Only: item control page

Downloads per month over past year

Research related to the current document (at the CORE website)
- Research related to the current document (at the CORE website)
Back to top Back to top